{"id":"https://openalex.org/W2110666872","doi":"https://doi.org/10.1109/ddecs.2010.5491797","title":"Combined matched filter and arbitrary interpolator for symbol timing synchronization in SDR receivers","display_name":"Combined matched filter and arbitrary interpolator for symbol timing synchronization in SDR receivers","publication_year":2010,"publication_date":"2010-04-01","ids":{"openalex":"https://openalex.org/W2110666872","doi":"https://doi.org/10.1109/ddecs.2010.5491797","mag":"2110666872"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2010.5491797","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5491797","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://vbn.aau.dk/ws/files/46867838/2010_DDECS.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062828497","display_name":"Mehmood-Ur-Rehman Awan","orcid":null},"institutions":[{"id":"https://openalex.org/I891191580","display_name":"Aalborg University","ror":"https://ror.org/04m5j1k67","country_code":"DK","type":"education","lineage":["https://openalex.org/I891191580"]}],"countries":["DK"],"is_corresponding":true,"raw_author_name":"Mehmood-ur-Rehman Awan","raw_affiliation_strings":["Center for Software Defined Radio, Department of Electronic Systems, University of Aalborg, Denmark","Center for Software Defined Radio, Department of Electronic Systems, Aalborg University, Denmark"],"affiliations":[{"raw_affiliation_string":"Center for Software Defined Radio, Department of Electronic Systems, University of Aalborg, Denmark","institution_ids":["https://openalex.org/I891191580"]},{"raw_affiliation_string":"Center for Software Defined Radio, Department of Electronic Systems, Aalborg University, Denmark","institution_ids":["https://openalex.org/I891191580"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090047862","display_name":"Peter Koch","orcid":"https://orcid.org/0000-0002-5328-7127"},"institutions":[{"id":"https://openalex.org/I891191580","display_name":"Aalborg University","ror":"https://ror.org/04m5j1k67","country_code":"DK","type":"education","lineage":["https://openalex.org/I891191580"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"Peter Koch","raw_affiliation_strings":["Center for Software Defined Radio, Department of Electronic Systems, University of Aalborg, Denmark","Center for Software Defined Radio, Department of Electronic Systems, Aalborg University, Denmark"],"affiliations":[{"raw_affiliation_string":"Center for Software Defined Radio, Department of Electronic Systems, University of Aalborg, Denmark","institution_ids":["https://openalex.org/I891191580"]},{"raw_affiliation_string":"Center for Software Defined Radio, Department of Electronic Systems, Aalborg University, Denmark","institution_ids":["https://openalex.org/I891191580"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5062828497"],"corresponding_institution_ids":["https://openalex.org/I891191580"],"apc_list":null,"apc_paid":null,"fwci":1.0267,"has_fulltext":true,"cited_by_count":8,"citation_normalized_percentile":{"value":0.77259382,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"153","last_page":"156"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/synchronizer","display_name":"Synchronizer","score":0.8749848008155823},{"id":"https://openalex.org/keywords/polyphase-system","display_name":"Polyphase system","score":0.8529660701751709},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6949548721313477},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.6926748752593994},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.5643728375434875},{"id":"https://openalex.org/keywords/resampling","display_name":"Resampling","score":0.5464426875114441},{"id":"https://openalex.org/keywords/filter-bank","display_name":"Filter bank","score":0.5361362099647522},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5287399291992188},{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation (computer graphics)","score":0.5156503915786743},{"id":"https://openalex.org/keywords/computational-complexity-theory","display_name":"Computational complexity theory","score":0.5145022869110107},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5111015439033508},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.4925268590450287},{"id":"https://openalex.org/keywords/matched-filter","display_name":"Matched filter","score":0.46834585070610046},{"id":"https://openalex.org/keywords/root-raised-cosine-filter","display_name":"Root-raised-cosine filter","score":0.46472010016441345},{"id":"https://openalex.org/keywords/symbol-rate","display_name":"Symbol rate","score":0.4183891713619232},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4051269292831421},{"id":"https://openalex.org/keywords/filter-design","display_name":"Filter design","score":0.3991003632545471},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.20302584767341614},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15517458319664001},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.13277679681777954},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1266326606273651},{"id":"https://openalex.org/keywords/computer-vision","display_name":"Computer vision","score":0.12512069940567017},{"id":"https://openalex.org/keywords/bit-error-rate","display_name":"Bit error rate","score":0.10374507308006287},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07254576683044434},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.07224220037460327}],"concepts":[{"id":"https://openalex.org/C66727535","wikidata":"https://www.wikidata.org/wiki/Q7662199","display_name":"Synchronizer","level":2,"score":0.8749848008155823},{"id":"https://openalex.org/C96157337","wikidata":"https://www.wikidata.org/wiki/Q391639","display_name":"Polyphase system","level":2,"score":0.8529660701751709},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6949548721313477},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.6926748752593994},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5643728375434875},{"id":"https://openalex.org/C150921843","wikidata":"https://www.wikidata.org/wiki/Q1170431","display_name":"Resampling","level":2,"score":0.5464426875114441},{"id":"https://openalex.org/C100515483","wikidata":"https://www.wikidata.org/wiki/Q3268235","display_name":"Filter bank","level":3,"score":0.5361362099647522},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5287399291992188},{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.5156503915786743},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.5145022869110107},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5111015439033508},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.4925268590450287},{"id":"https://openalex.org/C50151734","wikidata":"https://www.wikidata.org/wiki/Q1759577","display_name":"Matched filter","level":3,"score":0.46834585070610046},{"id":"https://openalex.org/C76826599","wikidata":"https://www.wikidata.org/wiki/Q1248611","display_name":"Root-raised-cosine filter","level":4,"score":0.46472010016441345},{"id":"https://openalex.org/C74645175","wikidata":"https://www.wikidata.org/wiki/Q428083","display_name":"Symbol rate","level":4,"score":0.4183891713619232},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4051269292831421},{"id":"https://openalex.org/C22597639","wikidata":"https://www.wikidata.org/wiki/Q5449227","display_name":"Filter design","level":3,"score":0.3991003632545471},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.20302584767341614},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15517458319664001},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.13277679681777954},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1266326606273651},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.12512069940567017},{"id":"https://openalex.org/C56296756","wikidata":"https://www.wikidata.org/wiki/Q840922","display_name":"Bit error rate","level":3,"score":0.10374507308006287},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07254576683044434},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.07224220037460327},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ddecs.2010.5491797","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5491797","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:publications/8d99725c-18b2-435b-b9a3-ec69a61a66b1","is_oa":true,"landing_page_url":"https://vbn.aau.dk/da/publications/8d99725c-18b2-435b-b9a3-ec69a61a66b1","pdf_url":"https://vbn.aau.dk/ws/files/46867838/2010_DDECS.pdf","source":{"id":"https://openalex.org/S4306401731","display_name":"VBN Forskningsportal (Aalborg Universitet)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I891191580","host_organization_name":"Aalborg University","host_organization_lineage":["https://openalex.org/I891191580"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Awan, M-U-R & Koch, P 2010, Combined Matched Filter and Arbitrary Interpolator for Symbol Timing Synchronization in SDR Receivers. in Proceedings of the 13th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems, April 14-16, 2010 Vienna, Austria. IEEE Press, pp. 153, 13th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems, Vienna, Austria, 14/04/2010. https://doi.org/10.1109/DDECS.2010.5491797","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"pmh:oai:pure.atira.dk:publications/8d99725c-18b2-435b-b9a3-ec69a61a66b1","is_oa":true,"landing_page_url":"https://vbn.aau.dk/da/publications/8d99725c-18b2-435b-b9a3-ec69a61a66b1","pdf_url":"https://vbn.aau.dk/ws/files/46867838/2010_DDECS.pdf","source":{"id":"https://openalex.org/S4306401731","display_name":"VBN Forskningsportal (Aalborg Universitet)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I891191580","host_organization_name":"Aalborg University","host_organization_lineage":["https://openalex.org/I891191580"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Awan, M-U-R & Koch, P 2010, Combined Matched Filter and Arbitrary Interpolator for Symbol Timing Synchronization in SDR Receivers. in Proceedings of the 13th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems, April 14-16, 2010 Vienna, Austria. IEEE Press, pp. 153, 13th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems, Vienna, Austria, 14/04/2010. https://doi.org/10.1109/DDECS.2010.5491797","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[{"score":0.4099999964237213,"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321409","display_name":"Aalborg Universitet","ror":"https://ror.org/04m5j1k67"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2110666872.pdf","grobid_xml":"https://content.openalex.org/works/W2110666872.grobid-xml"},"referenced_works_count":10,"referenced_works":["https://openalex.org/W88988980","https://openalex.org/W120079627","https://openalex.org/W1877329288","https://openalex.org/W2099611565","https://openalex.org/W2114901805","https://openalex.org/W2294347919","https://openalex.org/W2798949726","https://openalex.org/W4211205501","https://openalex.org/W6604843499","https://openalex.org/W6808173428"],"related_works":["https://openalex.org/W2120159446","https://openalex.org/W2090804570","https://openalex.org/W2100429570","https://openalex.org/W1974775052","https://openalex.org/W1935591673","https://openalex.org/W2108621807","https://openalex.org/W1867687501","https://openalex.org/W2810707518","https://openalex.org/W2091106024","https://openalex.org/W2119741569"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,12,28],"low":[4],"complexity":[5,74],"multi-rate":[6],"synchronizer":[7],"that":[8],"makes":[9],"use":[10],"of":[11],"polyphase":[13,49],"filter":[14,43],"bank":[15,46],"to":[16,67,77],"simultaneously":[17],"perform":[18,68],"matched-filtering":[19],"and":[20,87],"arbitrary":[21,70],"interpolation":[22],"for":[23,91],"symbol":[24],"timing":[25],"synchronization":[26],"in":[27,44],"sampled-data":[29],"receiver.":[30],"Arbitrary":[31],"Interpolation":[32],"between":[33],"available":[34],"sample":[35],"points":[36],"is":[37,75,95],"achieved":[38],"by":[39],"selecting":[40],"the":[41,45,48,55,79],"appropriate":[42],"having":[47],"partitioned":[50],"matched":[51],"filter,":[52],"which":[53,64],"provides":[54],"optimal":[56,81],"sampling":[57],"time.":[58],"Two":[59],"different":[60],"structures":[61],"are":[62,65,85],"considered":[63],"modified":[66],"combined":[69],"resampling.":[71],"The":[72],"computational":[73],"analyzed":[76,86],"have":[78],"resource":[80,89],"solution.":[82],"Simulation":[83],"results":[84],"their":[88],"utilization":[90],"Virtex-5":[92],"FPGA":[93],"implementation":[94],"presented.":[96]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}