{"id":"https://openalex.org/W2017814653","doi":"https://doi.org/10.1109/ddecs.2010.5491787","title":"A synthesis method to propagate false path information from RTL to gate level","display_name":"A synthesis method to propagate false path information from RTL to gate level","publication_year":2010,"publication_date":"2010-04-01","ids":{"openalex":"https://openalex.org/W2017814653","doi":"https://doi.org/10.1109/ddecs.2010.5491787","mag":"2017814653"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2010.5491787","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5491787","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022717526","display_name":"Satoshi Ohtake","orcid":null},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Satoshi Ohtake","raw_affiliation_strings":["School of Information Science, Nara Institute of Science and Technology, Ikoma, Nara, Japan","Graduate School of Information Science, Nara Institute of Science and Technology, 8916-5, Takayama, Ikoma, Nara, 630-0192, Japan"],"affiliations":[{"raw_affiliation_string":"School of Information Science, Nara Institute of Science and Technology, Ikoma, Nara, Japan","institution_ids":["https://openalex.org/I75917431"]},{"raw_affiliation_string":"Graduate School of Information Science, Nara Institute of Science and Technology, 8916-5, Takayama, Ikoma, Nara, 630-0192, Japan","institution_ids":["https://openalex.org/I75917431"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000117746","display_name":"Hiroshi Iwata","orcid":"https://orcid.org/0000-0001-7098-9406"},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroshi Iwata","raw_affiliation_strings":["School of Information Science, Nara Institute of Science and Technology, Ikoma, Nara, Japan","Graduate School of Information Science, Nara Institute of Science and Technology, 8916-5, Takayama, Ikoma, Nara, 630-0192, Japan"],"affiliations":[{"raw_affiliation_string":"School of Information Science, Nara Institute of Science and Technology, Ikoma, Nara, Japan","institution_ids":["https://openalex.org/I75917431"]},{"raw_affiliation_string":"Graduate School of Information Science, Nara Institute of Science and Technology, 8916-5, Takayama, Ikoma, Nara, 630-0192, Japan","institution_ids":["https://openalex.org/I75917431"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111955990","display_name":"Hideo Fujiwara","orcid":null},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hideo Fujiwara","raw_affiliation_strings":["School of Information Science, Nara Institute of Science and Technology, Ikoma, Nara, Japan","Graduate School of Information Science, Nara Institute of Science and Technology, 8916-5, Takayama, Ikoma, Nara, 630-0192, Japan"],"affiliations":[{"raw_affiliation_string":"School of Information Science, Nara Institute of Science and Technology, Ikoma, Nara, Japan","institution_ids":["https://openalex.org/I75917431"]},{"raw_affiliation_string":"Graduate School of Information Science, Nara Institute of Science and Technology, 8916-5, Takayama, Ikoma, Nara, 630-0192, Japan","institution_ids":["https://openalex.org/I75917431"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5022717526"],"corresponding_institution_ids":["https://openalex.org/I75917431"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.09559603,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"197","last_page":"200"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7187486290931702},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.7154332995414734},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.684838593006134},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.6428297758102417},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.640521228313446},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5808350443840027},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5170812606811523},{"id":"https://openalex.org/keywords/identification","display_name":"Identification (biology)","score":0.510068953037262},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.40002402663230896},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.34981533885002136},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3453421890735626},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2858518362045288},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1320403516292572},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10124513506889343}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7187486290931702},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.7154332995414734},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.684838593006134},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.6428297758102417},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.640521228313446},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5808350443840027},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5170812606811523},{"id":"https://openalex.org/C116834253","wikidata":"https://www.wikidata.org/wiki/Q2039217","display_name":"Identification (biology)","level":2,"score":0.510068953037262},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.40002402663230896},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34981533885002136},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3453421890735626},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2858518362045288},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1320403516292572},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10124513506889343},{"id":"https://openalex.org/C59822182","wikidata":"https://www.wikidata.org/wiki/Q441","display_name":"Botany","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2010.5491787","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5491787","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1605187320","https://openalex.org/W1612324424","https://openalex.org/W2036033929","https://openalex.org/W2036203563","https://openalex.org/W2077470597","https://openalex.org/W2103524953","https://openalex.org/W2108310376","https://openalex.org/W2113566827","https://openalex.org/W2149966432","https://openalex.org/W2169292947","https://openalex.org/W3139593735","https://openalex.org/W4252065810"],"related_works":["https://openalex.org/W2109697164","https://openalex.org/W2543290882","https://openalex.org/W1528726807","https://openalex.org/W2197466303","https://openalex.org/W4399486446","https://openalex.org/W3047975009","https://openalex.org/W4241206086","https://openalex.org/W1964556228","https://openalex.org/W2081132365","https://openalex.org/W4318224782"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3],"new":[4],"synthesis":[5,36,68],"method":[6,21,52],"for":[7],"propagating":[8],"information":[9,42,65],"of":[10,40,62],"paths":[11,45],"from":[12],"register":[13],"transfer":[14],"level":[15],"(RTL)":[16],"to":[17],"gate":[18],"level.":[19],"The":[20],"enables":[22],"false":[23,44,63],"path":[24,64],"identification":[25],"at":[26],"RTL":[27],"without":[28],"not":[29],"only":[30],"enforcing":[31],"strong":[32],"constraints":[33],"on":[34],"logic":[35,67],"but":[37],"also":[38],"loss":[39],"the":[41,50,71],"about":[43],"identified.":[46],"Experiments":[47],"show":[48],"that":[49],"proposed":[51],"can":[53],"reduce":[54],"hardware":[55],"and":[56,59],"timing":[57],"overhead":[58],"improve":[60],"propagability":[61],"through":[66],"compared":[69],"with":[70],"previous":[72],"methods.":[73]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}