{"id":"https://openalex.org/W2090092300","doi":"https://doi.org/10.1109/ddecs.2010.5491777","title":"Instruction set extensions for multi-threading in LEON3","display_name":"Instruction set extensions for multi-threading in LEON3","publication_year":2010,"publication_date":"2010-04-01","ids":{"openalex":"https://openalex.org/W2090092300","doi":"https://doi.org/10.1109/ddecs.2010.5491777","mag":"2090092300"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2010.5491777","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5491777","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://library.utia.cas.cz/separaty/2010/ZS/danek-instruction set extensions for multi-threading in leon3.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000486088","display_name":"Martin Dan\u011bk","orcid":null},"institutions":[{"id":"https://openalex.org/I4210119419","display_name":"Czech Academy of Sciences, Institute of Information Theory and Automation","ror":"https://ror.org/03h1hsz49","country_code":"CZ","type":"facility","lineage":["https://openalex.org/I202391551","https://openalex.org/I4210119419"]}],"countries":["CZ"],"is_corresponding":true,"raw_author_name":"M. Danek","raw_affiliation_strings":["Department of Signal Processing, UTIA AV CR, Praque, Czech Republic","Department of Signal Processing, UTIA AV CR, Pod vodarenskou vezi 4, Praha 8, 182 08, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Department of Signal Processing, UTIA AV CR, Praque, Czech Republic","institution_ids":["https://openalex.org/I4210119419"]},{"raw_affiliation_string":"Department of Signal Processing, UTIA AV CR, Pod vodarenskou vezi 4, Praha 8, 182 08, Czech Republic","institution_ids":["https://openalex.org/I4210119419"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057958792","display_name":"Leo\u0161 Kafka","orcid":null},"institutions":[{"id":"https://openalex.org/I4210119419","display_name":"Czech Academy of Sciences, Institute of Information Theory and Automation","ror":"https://ror.org/03h1hsz49","country_code":"CZ","type":"facility","lineage":["https://openalex.org/I202391551","https://openalex.org/I4210119419"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"L. Kafka","raw_affiliation_strings":["Department of Signal Processing, UTIA AV CR, Praque, Czech Republic","Department of Signal Processing, UTIA AV CR, Pod vodarenskou vezi 4, Praha 8, 182 08, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Department of Signal Processing, UTIA AV CR, Praque, Czech Republic","institution_ids":["https://openalex.org/I4210119419"]},{"raw_affiliation_string":"Department of Signal Processing, UTIA AV CR, Pod vodarenskou vezi 4, Praha 8, 182 08, Czech Republic","institution_ids":["https://openalex.org/I4210119419"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026808753","display_name":"Luk\u00e1\u0161 Kohout","orcid":"https://orcid.org/0000-0002-4339-5693"},"institutions":[{"id":"https://openalex.org/I4210119419","display_name":"Czech Academy of Sciences, Institute of Information Theory and Automation","ror":"https://ror.org/03h1hsz49","country_code":"CZ","type":"facility","lineage":["https://openalex.org/I202391551","https://openalex.org/I4210119419"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"L. Kohout","raw_affiliation_strings":["Department of Signal Processing, UTIA AV CR, Praque, Czech Republic","Department of Signal Processing, UTIA AV CR, Pod vodarenskou vezi 4, Praha 8, 182 08, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Department of Signal Processing, UTIA AV CR, Praque, Czech Republic","institution_ids":["https://openalex.org/I4210119419"]},{"raw_affiliation_string":"Department of Signal Processing, UTIA AV CR, Pod vodarenskou vezi 4, Praha 8, 182 08, Czech Republic","institution_ids":["https://openalex.org/I4210119419"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5114096804","display_name":"J. S\u00fdkora","orcid":null},"institutions":[{"id":"https://openalex.org/I4210119419","display_name":"Czech Academy of Sciences, Institute of Information Theory and Automation","ror":"https://ror.org/03h1hsz49","country_code":"CZ","type":"facility","lineage":["https://openalex.org/I202391551","https://openalex.org/I4210119419"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"J. Sykora","raw_affiliation_strings":["Department of Signal Processing, UTIA AV CR, Praque, Czech Republic","Department of Signal Processing, UTIA AV CR, Pod vodarenskou vezi 4, Praha 8, 182 08, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Department of Signal Processing, UTIA AV CR, Praque, Czech Republic","institution_ids":["https://openalex.org/I4210119419"]},{"raw_affiliation_string":"Department of Signal Processing, UTIA AV CR, Pod vodarenskou vezi 4, Praha 8, 182 08, Czech Republic","institution_ids":["https://openalex.org/I4210119419"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5000486088"],"corresponding_institution_ids":["https://openalex.org/I4210119419"],"apc_list":null,"apc_paid":null,"fwci":2.5248,"has_fulltext":true,"cited_by_count":14,"citation_normalized_percentile":{"value":0.9016363,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"237","last_page":"242"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8311915397644043},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.7378048896789551},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.6692330837249756},{"id":"https://openalex.org/keywords/application-specific-instruction-set-processor","display_name":"Application-specific instruction-set processor","score":0.6346142888069153},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.6250065565109253},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5596708059310913},{"id":"https://openalex.org/keywords/threading","display_name":"Threading (protein sequence)","score":0.5350687503814697},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.5178483128547668},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.499652624130249},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.486829936504364},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.47312110662460327},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4529910385608673},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.45117536187171936},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.42842257022857666},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.4273136258125305},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4249546527862549},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3918256163597107},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.33037418127059937},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30555808544158936},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10062450170516968}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8311915397644043},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.7378048896789551},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.6692330837249756},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.6346142888069153},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.6250065565109253},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5596708059310913},{"id":"https://openalex.org/C200307862","wikidata":"https://www.wikidata.org/wiki/Q7797175","display_name":"Threading (protein sequence)","level":3,"score":0.5350687503814697},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.5178483128547668},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.499652624130249},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.486829936504364},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.47312110662460327},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4529910385608673},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.45117536187171936},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.42842257022857666},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.4273136258125305},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4249546527862549},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3918256163597107},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.33037418127059937},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30555808544158936},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10062450170516968},{"id":"https://openalex.org/C46141821","wikidata":"https://www.wikidata.org/wiki/Q209402","display_name":"Nuclear magnetic resonance","level":1,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C47701112","wikidata":"https://www.wikidata.org/wiki/Q735188","display_name":"Protein structure","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ddecs.2010.5491777","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5491777","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:asep.lib.cas.cz:CavUnEpca/0342262","is_oa":true,"landing_page_url":"http://hdl.handle.net/11104/0185041","pdf_url":"http://library.utia.cas.cz/separaty/2010/ZS/danek-instruction set extensions for multi-threading in leon3.pdf","source":{"id":"https://openalex.org/S7407055266","display_name":"ASEP","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"pmh:oai:asep.lib.cas.cz:CavUnEpca/0342262","is_oa":true,"landing_page_url":"http://hdl.handle.net/11104/0185041","pdf_url":"http://library.utia.cas.cz/separaty/2010/ZS/danek-instruction set extensions for multi-threading in leon3.pdf","source":{"id":"https://openalex.org/S7407055266","display_name":"ASEP","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2090092300.pdf","grobid_xml":"https://content.openalex.org/works/W2090092300.grobid-xml"},"referenced_works_count":10,"referenced_works":["https://openalex.org/W1523613876","https://openalex.org/W1527711908","https://openalex.org/W1832931685","https://openalex.org/W2022740893","https://openalex.org/W2050952165","https://openalex.org/W2099898215","https://openalex.org/W2120015050","https://openalex.org/W2147586190","https://openalex.org/W2171532807","https://openalex.org/W6677802353"],"related_works":["https://openalex.org/W2224192221","https://openalex.org/W1482836228","https://openalex.org/W2356166161","https://openalex.org/W3144620029","https://openalex.org/W2130533867","https://openalex.org/W1969937427","https://openalex.org/W2540018280","https://openalex.org/W2014882201","https://openalex.org/W4281749670","https://openalex.org/W2086097521"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"instruction":[3],"set":[4],"extensions":[5,48],"for":[6,13,73],"a":[7,43,68],"variant":[8],"of":[9,22,53,61],"multi-threading":[10],"called":[11],"micro-threading":[12],"the":[14,23,58,62],"LEON3":[15],"SPARCv8":[16],"processor.":[17],"We":[18],"show":[19],"an":[20],"architecture":[21],"developed":[24,63],"processor":[25,38,64],"and":[26,57],"its":[27],"key":[28],"blocks":[29],"-":[30],"cache":[31],"controller,":[32],"register":[33],"file,":[34],"thread":[35],"scheduler.":[36],"The":[37,47],"has":[39],"been":[40],"implemented":[41],"in":[42,51],"Xilinx":[44],"Virtex2Pro":[45],"FPGA.":[46],"are":[49],"evaluated":[50,66],"terms":[52],"extra":[54],"resources":[55],"needed,":[56],"overall":[59],"performance":[60],"is":[65],"on":[67],"simple":[69],"DSP":[70],"computation":[71],"typical":[72],"embedded":[74],"systems.":[75]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}