{"id":"https://openalex.org/W2291528885","doi":"https://doi.org/10.1109/ddecs.2010.5491774","title":"Wrapper design for a CDMA bus in SOC","display_name":"Wrapper design for a CDMA bus in SOC","publication_year":2010,"publication_date":"2010-04-01","ids":{"openalex":"https://openalex.org/W2291528885","doi":"https://doi.org/10.1109/ddecs.2010.5491774","mag":"2291528885"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2010.5491774","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5491774","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017514332","display_name":"T. Nikolic","orcid":"https://orcid.org/0000-0003-2649-4478"},"institutions":[{"id":"https://openalex.org/I152518017","display_name":"University of Nis","ror":"https://ror.org/00965bg92","country_code":"RS","type":"education","lineage":["https://openalex.org/I152518017"]}],"countries":["RS"],"is_corresponding":true,"raw_author_name":"T. Nikolic","raw_affiliation_strings":["Faculty of Electronic Engineering, University of Nis, Nis, Serbia"],"affiliations":[{"raw_affiliation_string":"Faculty of Electronic Engineering, University of Nis, Nis, Serbia","institution_ids":["https://openalex.org/I152518017"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004058721","display_name":"Mile Stoj\u010dev","orcid":"https://orcid.org/0000-0001-7827-1722"},"institutions":[{"id":"https://openalex.org/I152518017","display_name":"University of Nis","ror":"https://ror.org/00965bg92","country_code":"RS","type":"education","lineage":["https://openalex.org/I152518017"]}],"countries":["RS"],"is_corresponding":false,"raw_author_name":"M. Stojcev","raw_affiliation_strings":["Faculty of Electronic Engineering, University of Nis, Nis, Serbia"],"affiliations":[{"raw_affiliation_string":"Faculty of Electronic Engineering, University of Nis, Nis, Serbia","institution_ids":["https://openalex.org/I152518017"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025739407","display_name":"Zoran Stamenkovi\u0107","orcid":"https://orcid.org/0000-0002-6078-413X"},"institutions":[{"id":"https://openalex.org/I92894754","display_name":"Innovations for High Performance Microelectronics","ror":"https://ror.org/0489gab80","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I92894754"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Z. Stamenkovic","raw_affiliation_strings":["System Design, IHP GmbH Frankfurt (Oder), Frankfurt, Germany"],"affiliations":[{"raw_affiliation_string":"System Design, IHP GmbH Frankfurt (Oder), Frankfurt, Germany","institution_ids":["https://openalex.org/I92894754"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5017514332"],"corresponding_institution_ids":["https://openalex.org/I152518017"],"apc_list":null,"apc_paid":null,"fwci":0.7122,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.75322992,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"2","issue":null,"first_page":"243","last_page":"248"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7443559169769287},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7285252809524536},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6972537040710449},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.657748818397522},{"id":"https://openalex.org/keywords/system-bus","display_name":"System bus","score":0.6188040375709534},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6059017181396484},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.57769775390625},{"id":"https://openalex.org/keywords/code-division-multiple-access","display_name":"Code division multiple access","score":0.5745339393615723},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.5485072135925293},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.507204532623291},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45971325039863586},{"id":"https://openalex.org/keywords/local-bus","display_name":"Local bus","score":0.42169976234436035},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4104264974594116},{"id":"https://openalex.org/keywords/control-bus","display_name":"Control bus","score":0.29323726892471313},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2932279706001282},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.19183430075645447},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.111663818359375}],"concepts":[{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7443559169769287},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7285252809524536},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6972537040710449},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.657748818397522},{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.6188040375709534},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6059017181396484},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.57769775390625},{"id":"https://openalex.org/C47696715","wikidata":"https://www.wikidata.org/wiki/Q233394","display_name":"Code division multiple access","level":2,"score":0.5745339393615723},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.5485072135925293},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.507204532623291},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45971325039863586},{"id":"https://openalex.org/C202015219","wikidata":"https://www.wikidata.org/wiki/Q6664300","display_name":"Local bus","level":4,"score":0.42169976234436035},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4104264974594116},{"id":"https://openalex.org/C203315745","wikidata":"https://www.wikidata.org/wiki/Q2235486","display_name":"Control bus","level":3,"score":0.29323726892471313},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2932279706001282},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.19183430075645447},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.111663818359375},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2010.5491774","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5491774","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.46000000834465027,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W160085336","https://openalex.org/W165481983","https://openalex.org/W1595370658","https://openalex.org/W1976000412","https://openalex.org/W2063465495","https://openalex.org/W2090784878","https://openalex.org/W2104870044","https://openalex.org/W2137221607","https://openalex.org/W2142232990","https://openalex.org/W2146768042","https://openalex.org/W2504764514","https://openalex.org/W2739932069","https://openalex.org/W6635425579"],"related_works":["https://openalex.org/W1493975478","https://openalex.org/W1650414576","https://openalex.org/W4255235451","https://openalex.org/W1989716137","https://openalex.org/W1578470521","https://openalex.org/W2168402908","https://openalex.org/W2803925631","https://openalex.org/W2036244663","https://openalex.org/W2124510889","https://openalex.org/W2084135352"],"abstract_inverted_index":{"The":[0,21,61],"research":[1],"conducted":[2],"in":[3,107],"this":[4,26],"paper":[5],"is":[6,50,80],"aimed":[7],"at":[8],"developing":[9],"a":[10,64],"CDMA":[11,65,100],"shared":[12,73],"bus":[13,38,74],"as":[14,67],"the":[15,32,47,53,72,99],"efficient":[16],"communication":[17],"architecture":[18],"for":[19],"SOC.":[20],"main":[22,48],"benefits":[23],"of":[24,31,34,52,55,63,84,98],"using":[25],"technique":[27,102],"relate":[28],"to":[29,44,78],"reduction":[30],"number":[33],"wires":[35],"on":[36],"system":[37],"which":[39],"varies":[40],"from":[41],"25%":[42],"up":[43],"81%,":[45],"while":[46],"disadvantage":[49],"increase":[51],"latency":[54],"processor":[56],"read":[57],"and":[58,75,89,93,105,109],"write":[59],"operations.":[60],"structure":[62],"wrapper":[66,86],"an":[68],"interface":[69],"logic":[70],"between":[71],"IP":[76],"connecting":[77],"it":[79],"described.":[81],"VHDL":[82],"models":[83],"two":[85],"types":[87],"(master":[88],"slave)":[90],"are":[91,103],"developed":[92],"verified.":[94],"Four":[95],"different":[96],"implementations":[97],"coding":[101],"presented":[104],"realized":[106],"FPGA":[108],"ASIC":[110],"technologies.":[111]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}