{"id":"https://openalex.org/W2145009963","doi":"https://doi.org/10.1109/ddecs.2010.5491765","title":"Memory optimizations for packet classification algorithms in FPGA","display_name":"Memory optimizations for packet classification algorithms in FPGA","publication_year":2010,"publication_date":"2010-04-01","ids":{"openalex":"https://openalex.org/W2145009963","doi":"https://doi.org/10.1109/ddecs.2010.5491765","mag":"2145009963"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2010.5491765","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5491765","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089906795","display_name":"Viktor Pu\u0161","orcid":null},"institutions":[{"id":"https://openalex.org/I54634078","display_name":"Czech Education and Scientific Network","ror":"https://ror.org/050dkka69","country_code":"CZ","type":"other","lineage":["https://openalex.org/I54634078"]}],"countries":["CZ"],"is_corresponding":true,"raw_author_name":"Viktor Pus","raw_affiliation_strings":["CESNET,  z. s. p. o., Prague, Czech Republic","CESNET, z. s. p. o., Prague, Czech Republic"],"affiliations":[{"raw_affiliation_string":"CESNET,  z. s. p. o., Prague, Czech Republic","institution_ids":["https://openalex.org/I54634078"]},{"raw_affiliation_string":"CESNET, z. s. p. o., Prague, Czech Republic","institution_ids":["https://openalex.org/I54634078"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068577440","display_name":"Juraj Blaho","orcid":null},"institutions":[{"id":"https://openalex.org/I54634078","display_name":"Czech Education and Scientific Network","ror":"https://ror.org/050dkka69","country_code":"CZ","type":"other","lineage":["https://openalex.org/I54634078"]},{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Juraj Blaho","raw_affiliation_strings":["CESNET, z. s. p. o., Prague, Czech Republic","Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic"],"affiliations":[{"raw_affiliation_string":"CESNET, z. s. p. o., Prague, Czech Republic","institution_ids":["https://openalex.org/I54634078"]},{"raw_affiliation_string":"Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021958683","display_name":"Jan Ko\u0159enek","orcid":"https://orcid.org/0000-0002-4662-7349"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]},{"id":"https://openalex.org/I54634078","display_name":"Czech Education and Scientific Network","ror":"https://ror.org/050dkka69","country_code":"CZ","type":"other","lineage":["https://openalex.org/I54634078"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Jan Korenek","raw_affiliation_strings":["CESNET, z. s. p. o., Prague, Czech Republic","Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic"],"affiliations":[{"raw_affiliation_string":"CESNET, z. s. p. o., Prague, Czech Republic","institution_ids":["https://openalex.org/I54634078"]},{"raw_affiliation_string":"Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5089906795"],"corresponding_institution_ids":["https://openalex.org/I54634078"],"apc_list":null,"apc_paid":null,"fwci":0.2497,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.59487328,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"297","last_page":"300"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10400","display_name":"Network Security and Intrusion Detection","score":0.9796000123023987,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9473999738693237,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8224579095840454},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6056514382362366},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5960286259651184},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.5369166731834412},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.45590466260910034},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.4403691291809082},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.4351976811885834},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42768311500549316},{"id":"https://openalex.org/keywords/data-structure","display_name":"Data structure","score":0.4176773428916931},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40043655037879944},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3841167986392975},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36779123544692993},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.211399644613266}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8224579095840454},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6056514382362366},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5960286259651184},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.5369166731834412},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.45590466260910034},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.4403691291809082},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.4351976811885834},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42768311500549316},{"id":"https://openalex.org/C162319229","wikidata":"https://www.wikidata.org/wiki/Q175263","display_name":"Data structure","level":2,"score":0.4176773428916931},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40043655037879944},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3841167986392975},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36779123544692993},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.211399644613266},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2010.5491765","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5491765","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1992811742","https://openalex.org/W1999064874","https://openalex.org/W2090813717","https://openalex.org/W2102778622","https://openalex.org/W2137145600","https://openalex.org/W2139751271","https://openalex.org/W2157085439","https://openalex.org/W3139681473"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W2316202402","https://openalex.org/W2082487009","https://openalex.org/W2373535795","https://openalex.org/W3103262449","https://openalex.org/W3130402546"],"abstract_inverted_index":{"Packet":[0],"classification":[1,22,94],"algorithms":[2],"are":[3,13],"widely":[4],"used":[5,118],"in":[6,23],"network":[7,11,128],"security":[8],"devices.":[9],"As":[10,107],"speeds":[12,35],"increasing,":[14],"the":[15,38,49,63,69,89,97],"demand":[16],"for":[17,62],"hardware":[18,30,124],"acceleration":[19],"of":[20,40,65,71,79,93],"packet":[21],"FPGAs":[24],"or":[25],"ASICs":[26],"is":[27,111],"growing.":[28],"Nowadays":[29],"architectures":[31,67,125],"can":[32,45,100,116,126],"achieve":[33],"multigigabit":[34],"only":[36,76],"at":[37,68,130],"cost":[39,70],"large":[41],"data":[42,59,98,121],"structures,":[43],"which":[44],"not":[46],"fit":[47],"into":[48],"on-chip":[50,114],"memory.":[51],"We":[52],"propose":[53],"novel":[54],"method":[55],"how":[56],"to":[57,103,119],"reduce":[58],"structure":[60,99],"size":[61],"family":[64],"decomposition":[66],"additional":[72],"pipelined":[73],"processing":[74],"with":[75],"small":[77],"amount":[78],"logic":[80],"resources.":[81],"The":[82],"reduction":[83],"significantly":[84,131],"decreases":[85],"overhead":[86],"given":[87],"by":[88],"Cartesian":[90],"product":[91],"nature":[92],"rules.":[95],"Therefore":[96],"be":[101,117],"compressed":[102],"10%":[104],"on":[105],"average.":[106],"high":[108],"compression":[109],"ratio":[110],"achieved,":[112],"fast":[113],"memory":[115],"store":[120],"structures":[122],"and":[123],"process":[127],"traffic":[129],"higher":[132],"speed.":[133]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}