{"id":"https://openalex.org/W2063248162","doi":"https://doi.org/10.1109/ddecs.2010.5491753","title":"Fault diagnosis of crosstalk induced glitches and delay faults","display_name":"Fault diagnosis of crosstalk induced glitches and delay faults","publication_year":2010,"publication_date":"2010-04-01","ids":{"openalex":"https://openalex.org/W2063248162","doi":"https://doi.org/10.1109/ddecs.2010.5491753","mag":"2063248162"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2010.5491753","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5491753","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040147705","display_name":"Shehzad Hasan","orcid":"https://orcid.org/0000-0001-9792-4661"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Shehzad Hasan","raw_affiliation_strings":["ITEM/FB1, University of Brethemen, Bremen, Germany","University of Bremen, ITEM/FB1, Otto-Hahn-Allee 1, D-28359 Bremen, Germany"],"affiliations":[{"raw_affiliation_string":"ITEM/FB1, University of Brethemen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]},{"raw_affiliation_string":"University of Bremen, ITEM/FB1, Otto-Hahn-Allee 1, D-28359 Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109231876","display_name":"Ajoy K. Palit","orcid":null},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ajoy K. Palit","raw_affiliation_strings":["ITEM/FB1, University of Brethemen, Bremen, Germany","University of Bremen, ITEM/FB1, Otto-Hahn-Allee 1, D-28359 Bremen, Germany"],"affiliations":[{"raw_affiliation_string":"ITEM/FB1, University of Brethemen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]},{"raw_affiliation_string":"University of Bremen, ITEM/FB1, Otto-Hahn-Allee 1, D-28359 Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083499070","display_name":"W. Anheier","orcid":null},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Walter Anheier","raw_affiliation_strings":["ITEM/FB1, University of Brethemen, Bremen, Germany","University of Bremen, ITEM/FB1, Otto-Hahn-Allee 1, D-28359 Bremen, Germany"],"affiliations":[{"raw_affiliation_string":"ITEM/FB1, University of Brethemen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]},{"raw_affiliation_string":"University of Bremen, ITEM/FB1, Otto-Hahn-Allee 1, D-28359 Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5040147705"],"corresponding_institution_ids":["https://openalex.org/I180437899"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.12855353,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"15","issue":null,"first_page":"358","last_page":"363"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/glitch","display_name":"Glitch","score":0.9035068154335022},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.6973792910575867},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5842700004577637},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5272589921951294},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4979434013366699},{"id":"https://openalex.org/keywords/fault-model","display_name":"Fault model","score":0.467805415391922},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.4400976896286011},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4114207625389099},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.37051427364349365},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.35734325647354126},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.23390847444534302},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19391125440597534},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.1641840636730194},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11765307188034058},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09892991185188293}],"concepts":[{"id":"https://openalex.org/C191287063","wikidata":"https://www.wikidata.org/wiki/Q543281","display_name":"Glitch","level":3,"score":0.9035068154335022},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.6973792910575867},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5842700004577637},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5272589921951294},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4979434013366699},{"id":"https://openalex.org/C167391956","wikidata":"https://www.wikidata.org/wiki/Q1401211","display_name":"Fault model","level":3,"score":0.467805415391922},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.4400976896286011},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4114207625389099},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.37051427364349365},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.35734325647354126},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.23390847444534302},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19391125440597534},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.1641840636730194},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11765307188034058},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09892991185188293},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2010.5491753","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2010.5491753","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","score":0.7099999785423279,"id":"https://metadata.un.org/sdg/16"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W170913323","https://openalex.org/W1997117124","https://openalex.org/W1999039453","https://openalex.org/W2077896281","https://openalex.org/W2100783269","https://openalex.org/W2101394888","https://openalex.org/W2106246203","https://openalex.org/W2111756562","https://openalex.org/W2118462335","https://openalex.org/W2171234263","https://openalex.org/W4243925750","https://openalex.org/W6649522995","https://openalex.org/W6675620916"],"related_works":["https://openalex.org/W2051500795","https://openalex.org/W3150960233","https://openalex.org/W2107097146","https://openalex.org/W4240473904","https://openalex.org/W3148663848","https://openalex.org/W2905357958","https://openalex.org/W2024194466","https://openalex.org/W2005680954","https://openalex.org/W2474604829","https://openalex.org/W2061609083"],"abstract_inverted_index":{"With":[0],"the":[1,98,109,113,118,132,136,148,158,169,174,181],"scaling":[2],"of":[3,73,101,108,135,141,151],"feature":[4],"sizes":[5],"into":[6],"Deep-Submicron":[7],"(DSM)":[8],"values":[9,100],"and":[10,38,62,88,154],"ever":[11],"increasing":[12],"operating":[13],"frequencies,":[14],"chip":[15,45],"failures":[16],"due":[17],"to":[18,42,84,111,122],"crosstalk":[19,59,79,86,182],"noise":[20,115],"have":[21],"become":[22],"a":[23,50,92],"major":[24],"concern":[25],"for":[26,157,168],"circuit":[27,67,167],"designers.":[28],"It":[29],"is":[30,55,82,120,144],"essential":[31],"that":[32,57,173],"these":[33],"faults":[34,64],"be":[35,123],"accurately":[36],"diagnosed":[37],"affected":[39],"wires":[40,127,153],"re-routed":[41],"avoid":[43],"possible":[44,103],"failures.":[46],"In":[47],"this":[48],"paper":[49],"new":[51],"diagnostic":[52,187],"fault":[53,71,80,142,183],"simulator":[54],"described":[56],"diagnoses":[58],"induced":[60],"glitch":[61,87],"delay":[63,89],"in":[65,179],"combinational":[66],"using":[68],"information":[69],"from":[70],"simulation":[72],"single":[74],"stuck-at":[75],"faults.":[76],"A":[77],"realistic":[78],"model":[81,96],"used":[83],"insert":[85,112],"effects":[90],"on":[91,164],"victim":[93,110],"wire.":[94],"The":[95],"considers":[97],"logical":[99],"all":[102],"time-compatible":[104],"aggressors":[105,156],"with":[106,185],"those":[107],"various":[114],"effects.":[116],"Once":[117],"design":[119],"found":[121],"defective":[124],"potential":[125],"candidate":[126,152],"are":[128],"shortlisted":[129],"by":[130,146],"considering":[131,147],"fan-in":[133],"cone":[134],"faulty":[137],"outputs.":[138],"Further":[139],"localization":[140],"site":[143],"performed":[145],"logic":[149],"states":[150],"their":[155],"applied":[159],"pattern":[160],"pair.":[161],"Experimental":[162],"results":[163],"ISCAS'85":[165],"benchmark":[166],"given":[170],"approach":[171],"show":[172],"method":[175],"achieves":[176],"high":[177],"accuracy":[178],"localizing":[180],"sites":[184],"good":[186],"resolution.":[188]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}