{"id":"https://openalex.org/W2120902367","doi":"https://doi.org/10.1109/ddecs.2009.5012131","title":"A comprehensive approach for soft error tolerant Four State Logic","display_name":"A comprehensive approach for soft error tolerant Four State Logic","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W2120902367","doi":"https://doi.org/10.1109/ddecs.2009.5012131","mag":"2120902367"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2009.5012131","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2009.5012131","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030524680","display_name":"Werner Friesenbichler","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Werner Friesenbichler","raw_affiliation_strings":["RUAG Aerospace Austria GmbH, Austria"],"affiliations":[{"raw_affiliation_string":"RUAG Aerospace Austria GmbH, Austria","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000023723","display_name":"Thomas Panhofer","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Thomas Panhofer","raw_affiliation_strings":["RUAG Aerospace Austria GmbH, Austria"],"affiliations":[{"raw_affiliation_string":"RUAG Aerospace Austria GmbH, Austria","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067731655","display_name":"Martin Delvai","orcid":null},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Martin Delvai","raw_affiliation_strings":["Embedded Computing Systems Group, University of Technology, Vienna, Austria","[Vienna University of Technology/Embedded Computing Systems Group, Austria]"],"affiliations":[{"raw_affiliation_string":"Embedded Computing Systems Group, University of Technology, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]},{"raw_affiliation_string":"[Vienna University of Technology/Embedded Computing Systems Group, Austria]","institution_ids":["https://openalex.org/I145847075"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5030524680"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5982,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.72364194,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"214","last_page":"217"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/handshake","display_name":"Handshake","score":0.7443907856941223},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7394464612007141},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.6921656727790833},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.596988320350647},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5949939489364624},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5304419994354248},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5090739130973816},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5075658559799194},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4684130549430847},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46587228775024414},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4654664993286133},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.41400688886642456},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.411072313785553},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3525787591934204},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.27534258365631104},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23220455646514893},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2113530933856964},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1864684522151947},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.16614937782287598},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10064965486526489},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08280482888221741}],"concepts":[{"id":"https://openalex.org/C2778000800","wikidata":"https://www.wikidata.org/wiki/Q830043","display_name":"Handshake","level":3,"score":0.7443907856941223},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7394464612007141},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.6921656727790833},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.596988320350647},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5949939489364624},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5304419994354248},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5090739130973816},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5075658559799194},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4684130549430847},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46587228775024414},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4654664993286133},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.41400688886642456},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.411072313785553},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3525787591934204},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.27534258365631104},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23220455646514893},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2113530933856964},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1864684522151947},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16614937782287598},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10064965486526489},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08280482888221741}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2009.5012131","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2009.5012131","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1964225652","https://openalex.org/W2103276472","https://openalex.org/W2107694153","https://openalex.org/W2108064531","https://openalex.org/W2109445343","https://openalex.org/W2139730793","https://openalex.org/W2150872535","https://openalex.org/W6999679314"],"related_works":["https://openalex.org/W1906576859","https://openalex.org/W2518564956","https://openalex.org/W2127107529","https://openalex.org/W2386022279","https://openalex.org/W2134752991","https://openalex.org/W2243536805","https://openalex.org/W142017057","https://openalex.org/W4236880488","https://openalex.org/W1702800398","https://openalex.org/W1551512938"],"abstract_inverted_index":{"The":[0,52,85],"continuing":[1],"downscaling":[2],"of":[3,19,29,37,54],"integrated":[4],"circuits":[5,56],"makes":[6],"modern":[7],"devices":[8],"more":[9,46],"susceptible":[10],"to":[11,24,59,76],"soft":[12,82],"errors.":[13],"This":[14],"paper":[15],"investigates":[16],"the":[17,26],"possibility":[18],"using":[20,44],"four-state":[21],"logic":[22,43],"(FSL)":[23],"improve":[25],"fault":[27,90],"tolerance":[28],"digital":[30],"circuits.":[31],"FSL":[32,55],"is":[33,62,87],"a":[34,45,66],"possible":[35],"implementation":[36],"asynchronous":[38],"quasi":[39],"delay":[40],"insensitive":[41],"(QDI)":[42],"efficient":[47],"encoding":[48],"and":[49,71],"handshake":[50],"protocol.":[51],"behavior":[53],"when":[57],"subjected":[58],"transient":[60],"faults":[61],"analyzed.":[63],"We":[64],"present":[65],"method":[67],"based":[68],"on":[69],"duplication":[70],"rail":[72],"cross-coupling":[73],"that":[74],"allows":[75],"detect":[77],"as":[78,80],"well":[79],"correct":[81],"errors":[83],"autonomously.":[84],"concept":[86],"demonstrated":[88],"by":[89],"injection":[91],"experiments.":[92]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}