{"id":"https://openalex.org/W2149195407","doi":"https://doi.org/10.1109/ddecs.2009.5012129","title":"All digital baseband 50 Mbps data recovery using 5× oversampling with 0.9 data unit interval clock jitter tolerance","display_name":"All digital baseband 50 Mbps data recovery using 5× oversampling with 0.9 data unit interval clock jitter tolerance","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W2149195407","doi":"https://doi.org/10.1109/ddecs.2009.5012129","mag":"2149195407"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2009.5012129","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2009.5012129","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021526755","display_name":"Sanad Bushnaq","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Sanad Bushnaq","raw_affiliation_strings":["Electronics Engineering, University of Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Electronics Engineering, University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071803491","display_name":"Toru Nakura","orcid":"https://orcid.org/0000-0001-5945-3918"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toru Nakura","raw_affiliation_strings":["VLSI Design and Education Center, University of Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center, University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089203206","display_name":"Makoto Ikeda","orcid":"https://orcid.org/0000-0003-0445-0167"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Makoto Ikeda","raw_affiliation_strings":["Electronics Engineering, VLSI Design and Education Center, University of Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Electronics Engineering, VLSI Design and Education Center, University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028680447","display_name":"Kunihiro Asada","orcid":"https://orcid.org/0000-0002-1150-0241"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kunihiro Asada","raw_affiliation_strings":["Electronics Engineering, VLSI Design and Education Center, University of Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Electronics Engineering, VLSI Design and Education Center, University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5021526755"],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":0.5982,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.73184699,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"55","issue":null,"first_page":"206","last_page":"209"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/oversampling","display_name":"Oversampling","score":0.8671278953552246},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7925678491592407},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.611344575881958},{"id":"https://openalex.org/keywords/baseband","display_name":"Baseband","score":0.6104183197021484},{"id":"https://openalex.org/keywords/bit-error-rate","display_name":"Bit error rate","score":0.5022804737091064},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.2564449906349182},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.24737367033958435},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07854169607162476}],"concepts":[{"id":"https://openalex.org/C197323446","wikidata":"https://www.wikidata.org/wiki/Q331222","display_name":"Oversampling","level":3,"score":0.8671278953552246},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7925678491592407},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.611344575881958},{"id":"https://openalex.org/C65165936","wikidata":"https://www.wikidata.org/wiki/Q575784","display_name":"Baseband","level":3,"score":0.6104183197021484},{"id":"https://openalex.org/C56296756","wikidata":"https://www.wikidata.org/wiki/Q840922","display_name":"Bit error rate","level":3,"score":0.5022804737091064},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.2564449906349182},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24737367033958435},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07854169607162476},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2009.5012129","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2009.5012129","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6499999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2031678799","https://openalex.org/W2105638302","https://openalex.org/W2109120677","https://openalex.org/W2127305782","https://openalex.org/W2171944460","https://openalex.org/W6678752912","https://openalex.org/W6685379949"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2766503024","https://openalex.org/W2781247653","https://openalex.org/W4206637278","https://openalex.org/W4386005305","https://openalex.org/W3082051559","https://openalex.org/W4386214543","https://openalex.org/W1969988626","https://openalex.org/W2141301039"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"an":[3,124],"all":[4],"digital":[5],"baseband":[6],"data":[7,23,37,41,61,92],"recovery":[8],"algorithm":[9,16],"using":[10,148],"oversampling":[11,74],"technique":[12],"is":[13,55,121,143],"presented.":[14],"Our":[15],"uses":[17,65],"5\u00d7":[18],"clock":[19,34,70,79],"to":[20,57,71,106,145],"sample":[21],"incoming":[22],"once":[24],"around":[25,90],"the":[26,32,50,73,78,87,159],"middle.":[27],"Sampling":[28],"occurs":[29,45],"exactly":[30],"on":[31,123],"third":[33],"after":[35,46],"a":[36,66,107],"edge.":[38],"If":[39],"no":[40],"edge":[42],"sensed,":[43],"sampling":[44],"five":[47],"clocks":[48],"from":[49],"previous":[51],"sample.":[52],"The":[53,119],"system":[54],"designed":[56],"receive":[58],"50":[59],"Mbps":[60],"bit":[62],"rate":[63],"and":[64,85],"250":[67],"MHz":[68],"local":[69],"do":[72],"process.":[75],"After":[76],"injecting":[77],"with":[80],"jitter":[81,96],"at":[82,98],"various":[83],"magnitudes":[84],"frequencies,":[86],"design":[88,160],"showed":[89],"0.9":[91],"Unit":[93],"Interval":[94],"(UIdata)":[95],"tolerance":[97],"frequencies":[99],"higher":[100],"than":[101],"25":[102],"MHz,":[103],"in":[104],"addition":[105],"low":[108,163,173],"Bit":[109,138,151],"Error":[110,139],"Rate":[111],"(BER":[112],"\u226a":[113],"10":[114],"\u221211":[117],").":[118],"setup":[120],"implemented":[122],"Altera":[125],"Stratix":[126],"II":[127],"GX":[128],"Field":[129],"Programmable":[130],"Gate":[131],"Array":[132],"(FPGA)":[133],"while":[134],"Agilent":[135],"81250":[136],"parallel":[137],"Ratio":[140],"Tester":[141],"(parBERT)":[142],"used":[144],"measure":[146],"BER":[147],"Pseudo":[149],"Random":[150],"Sequences":[152],"(PRBS).":[153],"Using":[154],"0.18":[155],"\u00b5m":[156],"CMOS":[157],"process,":[158],"consumes":[161],"as":[162,165,177],"power":[164,174],"5":[166],"\u00b5W,":[167],"which":[168],"makes":[169],"it":[170],"effective":[171],"for":[172],"applications":[175],"such":[176],"wireless":[178],"image":[179],"sensor":[180],"nodes.":[181]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}