{"id":"https://openalex.org/W2145034185","doi":"https://doi.org/10.1109/ddecs.2009.5012094","title":"Improve clock gating through power-optimal enable function selection","display_name":"Improve clock gating through power-optimal enable function selection","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W2145034185","doi":"https://doi.org/10.1109/ddecs.2009.5012094","mag":"2145034185"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2009.5012094","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2009.5012094","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100756534","display_name":"Juanjuan Chen","orcid":"https://orcid.org/0000-0002-1273-9465"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Juanjuan Chen","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China","Department of Computer Science and Technology,Tsinghua Univ,Beijing 100084,China)"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Department of Computer Science and Technology,Tsinghua Univ,Beijing 100084,China)","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108527691","display_name":"Xing Wei","orcid":"https://orcid.org/0009-0005-7873-9950"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xing Wei","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China","Department of Computer Science and Technology,Tsinghua Univ,Beijing 100084,China)"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Department of Computer Science and Technology,Tsinghua Univ,Beijing 100084,China)","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051048577","display_name":"Yunjian Jiang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210126997","display_name":"Software and Engineering Associates (United States)","ror":"https://ror.org/03qt0ma29","country_code":"US","type":"company","lineage":["https://openalex.org/I4210126997"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yunjian Jiang","raw_affiliation_strings":["Magma Design-Automation, Inc., USA","Magma Design Automation, Inc. (USA)"],"affiliations":[{"raw_affiliation_string":"Magma Design-Automation, Inc., USA","institution_ids":[]},{"raw_affiliation_string":"Magma Design Automation, Inc. (USA)","institution_ids":["https://openalex.org/I4210126997"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101929509","display_name":"Qiang Zhou","orcid":"https://orcid.org/0000-0003-1348-8861"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Zhou","raw_affiliation_strings":["Department of Computer Science and Technology, Tsinghua University, Beijing, China","Department of Computer Science and Technology,Tsinghua Univ,Beijing 100084,China)"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Department of Computer Science and Technology,Tsinghua Univ,Beijing 100084,China)","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100756534"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":1.7945,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.86293397,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"30","last_page":"33"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.8930310010910034},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6755775213241577},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6742327213287354},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5253916382789612},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.49714043736457825},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.48875880241394043},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.48458945751190186},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4699521064758301},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.4578401744365692},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.4221374988555908},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.413729727268219},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4075901508331299},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.40085312724113464},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3827439546585083},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2549181282520294},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.24337083101272583},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18511825799942017},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17343908548355103}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.8930310010910034},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6755775213241577},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6742327213287354},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5253916382789612},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.49714043736457825},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.48875880241394043},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.48458945751190186},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4699521064758301},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.4578401744365692},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.4221374988555908},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.413729727268219},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4075901508331299},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.40085312724113464},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3827439546585083},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2549181282520294},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.24337083101272583},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18511825799942017},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17343908548355103},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2009.5012094","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2009.5012094","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8299999833106995,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1949781701","https://openalex.org/W2082321038","https://openalex.org/W2100465945","https://openalex.org/W2112476556","https://openalex.org/W2117285997","https://openalex.org/W2137310043","https://openalex.org/W2157690147","https://openalex.org/W3143290261"],"related_works":["https://openalex.org/W2474747038","https://openalex.org/W2088914741","https://openalex.org/W2559451387","https://openalex.org/W4247180033","https://openalex.org/W2137310043","https://openalex.org/W2337711143","https://openalex.org/W3006003651","https://openalex.org/W2090213929","https://openalex.org/W3199387640","https://openalex.org/W2617666058"],"abstract_inverted_index":{"Clock":[0],"gating":[1,70,88,99,184],"technology":[2],"can":[3,19,40,55,64,71,77,189],"reduce":[4],"the":[5,26,34,45,61,68,91,104,111,135,149,152,167,181],"consumption":[6],"of":[7,12,25,37,48,96,107,138,151,178,180,193],"clock":[8,15,38,69,87,98,183],"signals'":[9],"switching":[10],"power":[11,75,119,173],"flip-flops.":[13],"The":[14,94,162],"gate":[16,39],"enable":[17,35,53,92,108,125,139],"functions":[18,36,54,109,126,140],"be":[20,41,56,65,72,78],"identified":[21,128],"by":[22,52,89,129],"Boolean":[23],"analysis":[24],"logic":[27,113],"inputs":[28],"for":[29,85],"all":[30,187],"flip":[31,49,122],"flops.":[32,123],"However,":[33],"further":[42],"simplified,":[43],"and":[44,74,132,159,186],"average":[46],"number":[47],"flops":[50],"driven":[51],"improved.":[57],"In":[58],"this":[59],"way,":[60],"circuit":[62],"area":[63],"reduced;":[66],"therefore,":[67],"improved":[73],"saving":[76,174],"achieved.":[79],"This":[80,146],"paper":[81,147],"presents":[82],"a":[83],"technique":[84],"improving":[86,97],"optimizing":[90],"functions.":[93],"problem":[95],"is":[100,141],"formulated":[101],"as":[102,171,175],"finding":[103],"optimal":[105,136],"set":[106,137],"in":[110,191],"shared":[112],"cone":[114],"that":[115,166,179],"leads":[116],"to":[117],"best":[118],"reduction":[120],"on":[121,156],"First,":[124],"are":[127],"random":[130],"simulation":[131],"SAT.":[133],"Then":[134],"found":[142],"with":[143],"partition":[144],"method.":[145],"demonstrates":[148],"effectiveness":[150],"approach":[153],"through":[154],"testing":[155],"MCNC":[157],"benchmarks":[158,188],"industrial":[160],"circuits.":[161],"experimental":[163],"results":[164],"show":[165],"algorithm":[168],"will":[169],"get":[170],"much":[172],"3":[176],"times":[177],"original":[182],"circuits,":[185],"run":[190],"tens":[192],"seconds.":[194]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}