{"id":"https://openalex.org/W2164656962","doi":"https://doi.org/10.1109/ddecs.2009.5012087","title":"An SOC platform for ADC test and measurement","display_name":"An SOC platform for ADC test and measurement","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W2164656962","doi":"https://doi.org/10.1109/ddecs.2009.5012087","mag":"2164656962"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2009.5012087","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2009.5012087","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037035551","display_name":"Brendan Mullane","orcid":"https://orcid.org/0000-0003-3764-3555"},"institutions":[{"id":"https://openalex.org/I230495080","display_name":"University of Limerick","ror":"https://ror.org/00a0n9e72","country_code":"IE","type":"education","lineage":["https://openalex.org/I230495080"]}],"countries":["IE"],"is_corresponding":true,"raw_author_name":"Brendan Mullane","raw_affiliation_strings":["Department of Electronic and Computer Engineering (Mixed-Signal Integrated Circuit Group), University of Limerick, Limerick, Ireland"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering (Mixed-Signal Integrated Circuit Group), University of Limerick, Limerick, Ireland","institution_ids":["https://openalex.org/I230495080"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009357679","display_name":"Vincent O\u2019Brien","orcid":"https://orcid.org/0000-0002-8209-6661"},"institutions":[{"id":"https://openalex.org/I230495080","display_name":"University of Limerick","ror":"https://ror.org/00a0n9e72","country_code":"IE","type":"education","lineage":["https://openalex.org/I230495080"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Vincent O'Brien","raw_affiliation_strings":["Department of Electronic and Computer Engineering (Mixed-Signal Integrated Circuit Group), University of Limerick, Limerick, Ireland"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering (Mixed-Signal Integrated Circuit Group), University of Limerick, Limerick, Ireland","institution_ids":["https://openalex.org/I230495080"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073044237","display_name":"Ciaran MacNamee","orcid":"https://orcid.org/0000-0002-9066-0971"},"institutions":[{"id":"https://openalex.org/I230495080","display_name":"University of Limerick","ror":"https://ror.org/00a0n9e72","country_code":"IE","type":"education","lineage":["https://openalex.org/I230495080"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Ciaran MacNamee","raw_affiliation_strings":["Department of Electronic and Computer Engineering (Mixed-Signal Integrated Circuit Group), University of Limerick, Limerick, Ireland"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering (Mixed-Signal Integrated Circuit Group), University of Limerick, Limerick, Ireland","institution_ids":["https://openalex.org/I230495080"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071232538","display_name":"Thomas Fleischmann","orcid":null},"institutions":[{"id":"https://openalex.org/I230495080","display_name":"University of Limerick","ror":"https://ror.org/00a0n9e72","country_code":"IE","type":"education","lineage":["https://openalex.org/I230495080"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Thomas Fleischmann","raw_affiliation_strings":["Department of Electronic and Computer Engineering (Mixed-Signal Integrated Circuit Group), University of Limerick, Limerick, Ireland"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering (Mixed-Signal Integrated Circuit Group), University of Limerick, Limerick, Ireland","institution_ids":["https://openalex.org/I230495080"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5037035551"],"corresponding_institution_ids":["https://openalex.org/I230495080"],"apc_list":null,"apc_paid":null,"fwci":0.2638,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.61312284,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"21","issue":null,"first_page":"4","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6558771133422852},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.6280465722084045},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6133493781089783},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.6026449799537659},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5159224271774292},{"id":"https://openalex.org/keywords/analog-to-digital-converter","display_name":"Analog-to-digital converter","score":0.49360620975494385},{"id":"https://openalex.org/keywords/histogram","display_name":"Histogram","score":0.47151175141334534},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45955929160118103},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4382737874984741},{"id":"https://openalex.org/keywords/signal-generator","display_name":"Signal generator","score":0.42578428983688354},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.4246237874031067},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4245641231536865},{"id":"https://openalex.org/keywords/test-method","display_name":"Test method","score":0.41185104846954346},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3763231635093689},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18020233511924744},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12128552794456482},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12123832106590271},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.09106054902076721}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6558771133422852},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.6280465722084045},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6133493781089783},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.6026449799537659},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5159224271774292},{"id":"https://openalex.org/C2777271169","wikidata":"https://www.wikidata.org/wiki/Q190169","display_name":"Analog-to-digital converter","level":3,"score":0.49360620975494385},{"id":"https://openalex.org/C53533937","wikidata":"https://www.wikidata.org/wiki/Q185020","display_name":"Histogram","level":3,"score":0.47151175141334534},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45955929160118103},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4382737874984741},{"id":"https://openalex.org/C207912722","wikidata":"https://www.wikidata.org/wiki/Q1259123","display_name":"Signal generator","level":3,"score":0.42578428983688354},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.4246237874031067},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4245641231536865},{"id":"https://openalex.org/C132519959","wikidata":"https://www.wikidata.org/wiki/Q3077373","display_name":"Test method","level":2,"score":0.41185104846954346},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3763231635093689},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18020233511924744},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12128552794456482},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12123832106590271},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.09106054902076721},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2009.5012087","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2009.5012087","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5299999713897705,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1500355126","https://openalex.org/W2028504835","https://openalex.org/W2084128131","https://openalex.org/W2091458303","https://openalex.org/W2101752872","https://openalex.org/W2111642149","https://openalex.org/W2117726386","https://openalex.org/W2146116573","https://openalex.org/W2150905301","https://openalex.org/W2166087815","https://openalex.org/W2270871979","https://openalex.org/W3149710202","https://openalex.org/W4230121610","https://openalex.org/W4231486519","https://openalex.org/W6694206185"],"related_works":["https://openalex.org/W2759986866","https://openalex.org/W2551040039","https://openalex.org/W2260965739","https://openalex.org/W2316679782","https://openalex.org/W4394393350","https://openalex.org/W3170226631","https://openalex.org/W3027656099","https://openalex.org/W3152894281","https://openalex.org/W2489339234","https://openalex.org/W2762152268"],"abstract_inverted_index":{"An":[0],"Analog":[1],"to":[2,20],"Digital":[3],"Converter":[4],"Built-in-Self-Test":[5],"design":[6,44],"for":[7,30,40],"System-on-Chip":[8],"applications":[9],"is":[10,28,38],"presented.":[11],"Linear":[12],"and":[13,34,52,66],"dynamic":[14,41,58],"ADC":[15],"test":[16,23,51,68],"occur":[17],"in":[18],"parallel":[19],"reduce":[21],"overall":[22],"time.":[24],"A":[25],"ramp":[26],"generator":[27],"used":[29],"linear":[31],"histogram":[32],"measurements":[33],"a":[35,53],"sine-wave":[36],"signal":[37],"applied":[39],"tests.":[42],"The":[43],"precisely":[45],"measures":[46],"Hits-per-Code":[47],"enabling":[48],"accurate":[49],"linearity":[50],"low-area":[54],"optimal":[55],"CPU":[56],"operates":[57],"measurements.":[59],"Results":[60],"demonstrate":[61],"efficient":[62],"silicon":[63],"area":[64],"overheads":[65],"lower":[67],"time":[69],"capability.":[70]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}