{"id":"https://openalex.org/W4404955383","doi":"https://doi.org/10.1109/dcis62603.2024.10769201","title":"An Educational Tool to Analyze the Hardware/Software Integration in RISC-V Systems","display_name":"An Educational Tool to Analyze the Hardware/Software Integration in RISC-V Systems","publication_year":2024,"publication_date":"2024-11-13","ids":{"openalex":"https://openalex.org/W4404955383","doi":"https://doi.org/10.1109/dcis62603.2024.10769201"},"language":"en","primary_location":{"id":"doi:10.1109/dcis62603.2024.10769201","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis62603.2024.10769201","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 39th Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://upcommons.upc.edu/bitstreams/96c6afbb-097e-441f-8d2c-37eab0f7557d/download","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039409058","display_name":"David Castells\u2010Rufas","orcid":"https://orcid.org/0000-0002-7181-9705"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"David Castells-Rufas","raw_affiliation_strings":["Universitat Autònoma de Barcelona (UAB),Departament de Microelectrònica i Sistemes Electrònics,Bellaterra,Spain"],"affiliations":[{"raw_affiliation_string":"Universitat Autònoma de Barcelona (UAB),Departament de Microelectrònica i Sistemes Electrònics,Bellaterra,Spain","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102760981","display_name":"David Novo","orcid":"https://orcid.org/0000-0002-5510-4152"},"institutions":[{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4412460525"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"David Novo","raw_affiliation_strings":["Laboratoire d’informatique, de robotique et de microélectronique de Montpellier (LIRMM),Montpellier,France"],"affiliations":[{"raw_affiliation_string":"Laboratoire d’informatique, de robotique et de microélectronique de Montpellier (LIRMM),Montpellier,France","institution_ids":["https://openalex.org/I4210101743"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074097057","display_name":"Xavier Martorell","orcid":"https://orcid.org/0000-0002-0417-3430"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]},{"id":"https://openalex.org/I2799803557","display_name":"Barcelona Supercomputing Center","ror":"https://ror.org/05sd8tv96","country_code":"ES","type":"facility","lineage":["https://openalex.org/I2799803557","https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Xavier Martorell","raw_affiliation_strings":["Barcelona Supercomputing Center (BSC),Barcelona,Spain"],"affiliations":[{"raw_affiliation_string":"Barcelona Supercomputing Center (BSC),Barcelona,Spain","institution_ids":["https://openalex.org/I9617848","https://openalex.org/I2799803557"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5039409058"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4824,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.65832399,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9758999943733215,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9758999943733215,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9593999981880188,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.9361000061035156,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7568886280059814},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5507572293281555},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5339257717132568},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.49983882904052734},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.42007771134376526},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39611268043518066},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3090188205242157},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2773468494415283},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.20030874013900757}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7568886280059814},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5507572293281555},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5339257717132568},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.49983882904052734},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.42007771134376526},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39611268043518066},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3090188205242157},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2773468494415283},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.20030874013900757}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/dcis62603.2024.10769201","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis62603.2024.10769201","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 39th Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"},{"id":"pmh:oai:upcommons.upc.edu:2117/446604","is_oa":true,"landing_page_url":"https://hdl.handle.net/2117/446604","pdf_url":"https://upcommons.upc.edu/bitstreams/96c6afbb-097e-441f-8d2c-37eab0f7557d/download","source":{"id":"https://openalex.org/S4210207057","display_name":"QRU Quaderns de Recerca en Urbanisme","issn_l":"2014-9689","issn":["2014-9689","2385-6777"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310322448","host_organization_name":"Q71272178","host_organization_lineage":["https://openalex.org/P4310322448"],"host_organization_lineage_names":["Q71272178"],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:HAL:lirmm-04825734v1","is_oa":true,"landing_page_url":"https://hal-lirmm.ccsd.cnrs.fr/lirmm-04825734","pdf_url":"https://hal-lirmm.ccsd.cnrs.fr/lirmm-04825734/document","source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"DCIS 2024 - 39th Conference on Design of Circuits and Integrated Systems, Nov 2024, Catania, Italy. pp.1-6, ⟨10.1109/DCIS62603.2024.10769201⟩","raw_type":"Conference papers"}],"best_oa_location":{"id":"pmh:oai:upcommons.upc.edu:2117/446604","is_oa":true,"landing_page_url":"https://hdl.handle.net/2117/446604","pdf_url":"https://upcommons.upc.edu/bitstreams/96c6afbb-097e-441f-8d2c-37eab0f7557d/download","source":{"id":"https://openalex.org/S4210207057","display_name":"QRU Quaderns de Recerca en Urbanisme","issn_l":"2014-9689","issn":["2014-9689","2385-6777"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310322448","host_organization_name":"Q71272178","host_organization_lineage":["https://openalex.org/P4310322448"],"host_organization_lineage_names":["Q71272178"],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2402987151","display_name":null,"funder_award_id":"ANR-20-CE","funder_id":"https://openalex.org/F4320320883","funder_display_name":"Agence Nationale de la Recherche"},{"id":"https://openalex.org/G3310325719","display_name":"F3CAS: Rethinking FPGA-Accelerated Computer Architecture Simulation for Data Storage Exploration","funder_award_id":"ANR-20-CE25-0010","funder_id":"https://openalex.org/F4320320883","funder_display_name":"Agence Nationale de la Recherche"},{"id":"https://openalex.org/G5555131222","display_name":null,"funder_award_id":"PID2019","funder_id":"https://openalex.org/F4320315062","funder_display_name":"Ministerio de Ciencia, Innovaci\u00f3n y Universidades"},{"id":"https://openalex.org/G7833469426","display_name":null,"funder_award_id":"ANR-20-CE25-001","funder_id":"https://openalex.org/F4320320883","funder_display_name":"Agence Nationale de la Recherche"}],"funders":[{"id":"https://openalex.org/F4320315062","display_name":"Ministerio de Ciencia, Innovaci\u00f3n y Universidades","ror":null},{"id":"https://openalex.org/F4320320883","display_name":"Agence Nationale de la Recherche","ror":"https://ror.org/00rbzpz17"}],"has_content":{"pdf":true,"grobid_xml":false},"content_urls":{"pdf":"https://content.openalex.org/works/W4404955383.pdf"},"referenced_works_count":5,"referenced_works":["https://openalex.org/W3205101829","https://openalex.org/W6604617307","https://openalex.org/W6631155369","https://openalex.org/W6636444237","https://openalex.org/W6855955630"],"related_works":["https://openalex.org/W2135839484","https://openalex.org/W2788043238","https://openalex.org/W3000296992","https://openalex.org/W4237840813","https://openalex.org/W4293083489","https://openalex.org/W2358470731","https://openalex.org/W2035206467","https://openalex.org/W2512308948","https://openalex.org/W2068921804","https://openalex.org/W1993387723"],"abstract_inverted_index":{"The":[0],"analysis":[1,24,69,84],"and":[2,9,21,70,74,80,98],"verification":[3],"of":[4,7,35,49,72,101],"the":[5,32],"integration":[6],"hardware":[8,56],"software":[10,33],"components":[11],"is":[12],"challenging.":[13],"Traditional":[14],"HDL":[15],"simulators,":[16],"which":[17],"are":[18,26],"often":[19],"slow":[20],"provide":[22],"low-level":[23],"tools,":[25],"not":[27],"always":[28],"effective":[29],"for":[30,64,95],"simulating":[31],"component":[34],"processor-based":[36],"systems.":[37],"This":[38],"work":[39],"presents":[40],"an":[41],"interactive":[42],"co-simulation":[43],"framework":[44,59,89],"that":[45],"enhances":[46],"students\u2019":[47],"understanding":[48],"computer":[50],"architecture":[51],"concepts":[52],"typically":[53],"obscured":[54],"by":[55],"intricacies.":[57],"Our":[58],"facilitates":[60],"a":[61,92],"unified":[62],"environment":[63],"iterative":[65],"design,":[66],"enabling":[67],"detailed":[68],"generation":[71],"reports":[73],"traces":[75],"to":[76],"identify":[77],"system":[78,102],"performance":[79],"bottlenecks.":[81],"By":[82],"prioritizing":[83],"features":[85],"over":[86],"performance,":[87],"our":[88],"serves":[90],"as":[91],"valuable":[93],"tool":[94],"educational":[96],"purposes":[97],"comprehensive":[99],"examination":[100],"interactions.":[103]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2025-10-10T00:00:00"}