{"id":"https://openalex.org/W4206176098","doi":"https://doi.org/10.1109/dcis53048.2021.9666190","title":"Design Flow to Evaluate the Performance of Ring Oscillator PUFs on FPGAs","display_name":"Design Flow to Evaluate the Performance of Ring Oscillator PUFs on FPGAs","publication_year":2021,"publication_date":"2021-11-24","ids":{"openalex":"https://openalex.org/W4206176098","doi":"https://doi.org/10.1109/dcis53048.2021.9666190"},"language":"en","primary_location":{"id":"doi:10.1109/dcis53048.2021.9666190","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis53048.2021.9666190","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 XXXVI Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://idus.us.es/handle//11441/141586","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064200987","display_name":"Macarena C. Mart\u00ednez\u2010Rodr\u00edguez","orcid":"https://orcid.org/0000-0003-3025-5736"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Macarena C. Martinez-Rodriguez","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla (CSIC / University of Seville)"],"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla (CSIC / University of Seville)","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067892257","display_name":"Eros Camacho-Ruiz","orcid":"https://orcid.org/0000-0002-3177-2260"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Eros Camacho-Ruiz","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla (CSIC / University of Seville)"],"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla (CSIC / University of Seville)","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033007233","display_name":"Santiago S\u00e1nchez-Solano","orcid":"https://orcid.org/0000-0002-0700-0447"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Santiago Sanchez-Solano","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla (CSIC / University of Seville)"],"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla (CSIC / University of Seville)","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056044825","display_name":"Piedad Brox","orcid":"https://orcid.org/0000-0003-1059-5338"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Piedad Brox","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla (CSIC / University of Seville)"],"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla (CSIC / University of Seville)","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5064200987"],"corresponding_institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"],"apc_list":null,"apc_paid":null,"fwci":0.7073,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.69921815,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.989300012588501,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12859","display_name":"Cell Image Analysis Techniques","score":0.9690999984741211,"subfield":{"id":"https://openalex.org/subfields/1304","display_name":"Biophysics"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8379582166671753},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.8010591268539429},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.753027081489563},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6631603837013245},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6570303440093994},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6325652599334717},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.6207522749900818},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6149067282676697},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3669605255126953},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32543933391571045},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.22328871488571167},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2087704837322235}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8379582166671753},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.8010591268539429},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.753027081489563},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6631603837013245},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6570303440093994},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6325652599334717},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.6207522749900818},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6149067282676697},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3669605255126953},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32543933391571045},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.22328871488571167},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2087704837322235},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/dcis53048.2021.9666190","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis53048.2021.9666190","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 XXXVI Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"},{"id":"pmh:oai:digital.csic.es:10261/265536","is_oa":false,"landing_page_url":"http://hdl.handle.net/10261/265536","pdf_url":null,"source":{"id":"https://openalex.org/S4306400616","display_name":"DIGITAL.CSIC (Spanish National Research Council (CSIC))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I134820265","host_organization_name":"Consejo Superior de Investigaciones Cient\u00edficas","host_organization_lineage":["https://openalex.org/I134820265"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"comunicaci\u00f3n de congreso"},{"id":"pmh:oai:idus.us.es:11441/141586","is_oa":true,"landing_page_url":"https://idus.us.es/handle//11441/141586","pdf_url":null,"source":{"id":"https://openalex.org/S4306400333","display_name":"idUS (Universidad de Sevilla)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:idus.us.es:11441/141586","is_oa":true,"landing_page_url":"https://idus.us.es/handle//11441/141586","pdf_url":null,"source":{"id":"https://openalex.org/S4306400333","display_name":"idUS (Universidad de Sevilla)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1164164503","display_name":null,"funder_award_id":"PID2020-116664RB-100","funder_id":"https://openalex.org/F4320332999","funder_display_name":"Horizon 2020 Framework Programme"}],"funders":[{"id":"https://openalex.org/F4320332999","display_name":"Horizon 2020 Framework Programme","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W156132949","https://openalex.org/W1602417809","https://openalex.org/W2003852576","https://openalex.org/W2012327282","https://openalex.org/W2055527302","https://openalex.org/W2088455835","https://openalex.org/W2116374153","https://openalex.org/W2135064681","https://openalex.org/W2151759197","https://openalex.org/W2169212403","https://openalex.org/W2793270602","https://openalex.org/W3009034279","https://openalex.org/W3024675827"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W4200391368","https://openalex.org/W4251298892","https://openalex.org/W3195700791","https://openalex.org/W1876592433","https://openalex.org/W2083269738","https://openalex.org/W2071074983","https://openalex.org/W3018478474","https://openalex.org/W2091330445","https://openalex.org/W2015458074"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"a":[3,27,74],"unified":[4],"framework":[5],"to":[6,56,60,78,109],"design,":[7],"implement":[8],"and":[9,72,83],"evaluate":[10,110],"the":[11,35,44,47,58,61,65,80,86,90,93,99,111],"performance":[12,112],"of":[13,40,46,76,85,92,101,113],"Ring":[14],"Oscillator":[15],"Physical":[16],"Unclonable":[17],"Functions":[18],"(RO":[19],"PUFs)":[20],"on":[21,117],"FPGAs.":[22],"The":[23,38,50,104],"design":[24,105],"flow":[25,106],"uses":[26],"Digital":[28],"Signal":[29],"Processing":[30],"(DSP)":[31],"tool":[32,42,52],"integrated":[33],"into":[34],"Matlab":[36],"environment.":[37],"use":[39],"this":[41],"eases":[43],"evaluation":[45],"PUF":[48,94],"performance.":[49],"DSP":[51],"provides":[53],"an":[54],"environment":[55],"apply":[57],"challenges":[59],"RO":[62,114],"PUF,":[63],"acquire":[64],"responses":[66],"by":[67],"using":[68],"hardware":[69],"(HW)":[70],"co-simulation,":[71],"compute":[73],"set":[75],"metrics":[77],"quantify":[79],"stability,":[81],"probability":[82],"entropy":[84],"PIF":[87],"response.":[88],"Additionally,":[89],"robustness":[91],"response":[95],"is":[96],"proved":[97],"in":[98],"generation":[100],"secret":[102],"keys.":[103],"was":[107],"applied":[108],"PUFs":[115],"implemented":[116],"17":[118],"Basys":[119],"3":[120],"Artix-7":[121],"FPGA":[122],"Boards.":[123]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}