{"id":"https://openalex.org/W4225607926","doi":"https://doi.org/10.1109/dcis53048.2021.9666161","title":"A library-based tool to translate high level DNN models into hierarchical VHDL descriptions","display_name":"A library-based tool to translate high level DNN models into hierarchical VHDL descriptions","publication_year":2021,"publication_date":"2021-11-24","ids":{"openalex":"https://openalex.org/W4225607926","doi":"https://doi.org/10.1109/dcis53048.2021.9666161"},"language":"en","primary_location":{"id":"doi:10.1109/dcis53048.2021.9666161","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis53048.2021.9666161","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 XXXVI Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/10317/10367","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076304832","display_name":"Pablo Rubio\u2010Ib\u00e1\u00f1ez","orcid":null},"institutions":[{"id":"https://openalex.org/I3123212020","display_name":"Universidad Polit\u00e9cnica de Cartagena","ror":"https://ror.org/02k5kx966","country_code":"ES","type":"education","lineage":["https://openalex.org/I3123212020"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Pablo Rubio-Ibanez","raw_affiliation_strings":["Universidad Polit\u00e9cnica de Cartagena, Cartagena, Spain"],"affiliations":[{"raw_affiliation_string":"Universidad Polit\u00e9cnica de Cartagena, Cartagena, Spain","institution_ids":["https://openalex.org/I3123212020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016014147","display_name":"J. Javier Mart\u00ednez-\u00c1lvarez","orcid":null},"institutions":[{"id":"https://openalex.org/I3123212020","display_name":"Universidad Polit\u00e9cnica de Cartagena","ror":"https://ror.org/02k5kx966","country_code":"ES","type":"education","lineage":["https://openalex.org/I3123212020"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J.Javier Martinez-Alvarez","raw_affiliation_strings":["Universidad Polit\u00e9cnica de Cartagena, Cartagena, Spain"],"affiliations":[{"raw_affiliation_string":"Universidad Polit\u00e9cnica de Cartagena, Cartagena, Spain","institution_ids":["https://openalex.org/I3123212020"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072325815","display_name":"Gin\u00e9s Dom\u00e9nech\u2010Asensi","orcid":"https://orcid.org/0000-0002-2419-9275"},"institutions":[{"id":"https://openalex.org/I3123212020","display_name":"Universidad Polit\u00e9cnica de Cartagena","ror":"https://ror.org/02k5kx966","country_code":"ES","type":"education","lineage":["https://openalex.org/I3123212020"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"G. Domenech-Asensi","raw_affiliation_strings":["Universidad Polit\u00e9cnica de Cartagena, Cartagena, Spain"],"affiliations":[{"raw_affiliation_string":"Universidad Polit\u00e9cnica de Cartagena, Cartagena, Spain","institution_ids":["https://openalex.org/I3123212020"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5076304832"],"corresponding_institution_ids":["https://openalex.org/I3123212020"],"apc_list":null,"apc_paid":null,"fwci":0.2031,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.53858935,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7958148717880249},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7759361267089844},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7272766828536987},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6403745412826538},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6057801246643066},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5647003650665283},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.516913652420044},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48767244815826416},{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.48405545949935913},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.45563003420829773},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.42920178174972534},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33739539980888367},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.30806195735931396},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.21600428223609924}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7958148717880249},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7759361267089844},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7272766828536987},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6403745412826538},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6057801246643066},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5647003650665283},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.516913652420044},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48767244815826416},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.48405545949935913},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.45563003420829773},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.42920178174972534},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33739539980888367},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.30806195735931396},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.21600428223609924}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dcis53048.2021.9666161","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis53048.2021.9666161","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 XXXVI Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"},{"id":"pmh:oai:repositorio.upct.es:10317/10367","is_oa":true,"landing_page_url":"http://hdl.handle.net/10317/10367","pdf_url":null,"source":{"id":"https://openalex.org/S4377196514","display_name":"Digital Repository (Universidad Polit\u00e9cnica de Cartagena)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I3123212020","host_organization_name":"Universidad Polit\u00e9cnica de Cartagena","host_organization_lineage":["https://openalex.org/I3123212020"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:repositorio.upct.es:10317/10367","is_oa":true,"landing_page_url":"http://hdl.handle.net/10317/10367","pdf_url":null,"source":{"id":"https://openalex.org/S4377196514","display_name":"Digital Repository (Universidad Polit\u00e9cnica de Cartagena)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I3123212020","host_organization_name":"Universidad Polit\u00e9cnica de Cartagena","host_organization_lineage":["https://openalex.org/I3123212020"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2760926362","display_name":null,"funder_award_id":"RTI2018-097088-B-C33","funder_id":"https://openalex.org/F4320335322","funder_display_name":"European Regional Development Fund"}],"funders":[{"id":"https://openalex.org/F4320315062","display_name":"Ministerio de Ciencia, Innovaci\u00f3n y Universidades","ror":null},{"id":"https://openalex.org/F4320335322","display_name":"European Regional Development Fund","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320335598","display_name":"Agencia Estatal de Investigaci\u00f3n","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1609287256","https://openalex.org/W2002427601","https://openalex.org/W2899915146","https://openalex.org/W2960833983","https://openalex.org/W2985161055","https://openalex.org/W3004209930","https://openalex.org/W3116598958"],"related_works":["https://openalex.org/W1493975478","https://openalex.org/W1650414576","https://openalex.org/W2110818533","https://openalex.org/W1917852300","https://openalex.org/W2384838054","https://openalex.org/W2139058049","https://openalex.org/W2548456620","https://openalex.org/W1843355381","https://openalex.org/W1492116303","https://openalex.org/W2069295582"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"a":[3,45,89,115,141],"tool":[4,58,111],"to":[5,21,61,79,93,126],"convert":[6],"high":[7],"level":[8,17],"models":[9],"of":[10,48,69,98],"deep":[11],"neural":[12,101,116],"networks":[13,102],"into":[14],"register":[15],"transfer":[16],"designs.":[18],"In":[19],"order":[20],"make":[22],"it":[23],"useful":[24],"for":[25,44],"different":[26,107,135],"target":[27],"technologies,":[28],"the":[29,64,74,95,99],"output":[30],"designs":[31],"are":[32,39],"based":[33],"on":[34,140],"hierarchical":[35],"VHDL":[36],"descriptions,":[37],"which":[38,118],"accepted":[40],"as":[41],"input":[42,96],"files":[43],"wide":[46],"variety":[47],"FPGA,":[49],"SoC":[50],"and":[51,66,72,83,121,132],"ASIC":[52],"digital":[53],"synthesis":[54,67],"tools.":[55],"The":[56,110],"presented":[57],"is":[59,112],"aimed":[60],"speed":[62],"up":[63],"design":[65],"cycle":[68],"such":[70],"systems":[71],"provides":[73,88],"designer":[75],"with":[76,103,114],"certain":[77],"capability":[78],"balance":[80],"network":[81,117],"latency":[82],"hardware":[84,136],"resources.":[85],"It":[86],"also":[87],"clock":[90,108],"domain":[91],"crossing":[92],"interface":[94],"layer":[97],"synthesized":[100,133],"sensors":[104],"running":[105],"at":[106],"frequencies.":[109],"tested":[113],"combines":[119],"convolutional":[120],"fully":[122],"connected":[123],"layers":[124],"designed":[125],"perform":[127],"traffic":[128],"sign":[129],"recognition":[130],"tasks":[131],"under":[134],"resource":[137],"usage":[138],"specifications":[139],"Zynq":[142],"Ultrascale+":[143],"MPSoC":[144],"development":[145],"board.":[146]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}