{"id":"https://openalex.org/W2999423666","doi":"https://doi.org/10.1109/dcis201949030.2019.8959934","title":"Design Space Exploration in Heterogeneous Platforms Using OpenMP","display_name":"Design Space Exploration in Heterogeneous Platforms Using OpenMP","publication_year":2019,"publication_date":"2019-11-01","ids":{"openalex":"https://openalex.org/W2999423666","doi":"https://doi.org/10.1109/dcis201949030.2019.8959934","mag":"2999423666"},"language":"en","primary_location":{"id":"doi:10.1109/dcis201949030.2019.8959934","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis201949030.2019.8959934","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 XXXIV Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/10902/23133","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077581859","display_name":"A. Carrillo \u00c1lvarez","orcid":"https://orcid.org/0000-0003-2631-3817"},"institutions":[{"id":"https://openalex.org/I13134134","display_name":"Universidad de Cantabria","ror":"https://ror.org/046ffzj20","country_code":"ES","type":"education","lineage":["https://openalex.org/I13134134"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Angel Alvarez","raw_affiliation_strings":["Microelectronics Engineering Group, University of Cantabria, Santander, Spain"],"affiliations":[{"raw_affiliation_string":"Microelectronics Engineering Group, University of Cantabria, Santander, Spain","institution_ids":["https://openalex.org/I13134134"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013626049","display_name":"I. Ugarte","orcid":"https://orcid.org/0000-0003-2586-2339"},"institutions":[{"id":"https://openalex.org/I13134134","display_name":"Universidad de Cantabria","ror":"https://ror.org/046ffzj20","country_code":"ES","type":"education","lineage":["https://openalex.org/I13134134"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Inigo Ugarte","raw_affiliation_strings":["Microelectronics Engineering Group, University of Cantabria, Santander, Spain"],"affiliations":[{"raw_affiliation_string":"Microelectronics Engineering Group, University of Cantabria, Santander, Spain","institution_ids":["https://openalex.org/I13134134"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025138641","display_name":"V\u00edctor Fern\u00e1ndez","orcid":"https://orcid.org/0000-0003-0614-151X"},"institutions":[{"id":"https://openalex.org/I13134134","display_name":"Universidad de Cantabria","ror":"https://ror.org/046ffzj20","country_code":"ES","type":"education","lineage":["https://openalex.org/I13134134"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Victor Fernandez","raw_affiliation_strings":["Microelectronics Engineering Group, University of Cantabria, Santander, Spain"],"affiliations":[{"raw_affiliation_string":"Microelectronics Engineering Group, University of Cantabria, Santander, Spain","institution_ids":["https://openalex.org/I13134134"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101992779","display_name":"Pablo S\u00e1nchez","orcid":"https://orcid.org/0000-0001-7363-5814"},"institutions":[{"id":"https://openalex.org/I13134134","display_name":"Universidad de Cantabria","ror":"https://ror.org/046ffzj20","country_code":"ES","type":"education","lineage":["https://openalex.org/I13134134"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Pablo Sanchez","raw_affiliation_strings":["Microelectronics Engineering Group, University of Cantabria, Santander, Spain"],"affiliations":[{"raw_affiliation_string":"Microelectronics Engineering Group, University of Cantabria, Santander, Spain","institution_ids":["https://openalex.org/I13134134"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5077581859"],"corresponding_institution_ids":["https://openalex.org/I13134134"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.21375684,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8579526543617249},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.814160168170929},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.7245156168937683},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6090183258056641},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.6034104824066162},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6004590392112732},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5519183278083801},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5385019183158875},{"id":"https://openalex.org/keywords/programming-paradigm","display_name":"Programming paradigm","score":0.5169488787651062},{"id":"https://openalex.org/keywords/symmetric-multiprocessor-system","display_name":"Symmetric multiprocessor system","score":0.49943971633911133},{"id":"https://openalex.org/keywords/runtime-system","display_name":"Runtime system","score":0.49595555663108826},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.481537401676178},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45658865571022034},{"id":"https://openalex.org/keywords/supercomputer","display_name":"Supercomputer","score":0.4319613575935364},{"id":"https://openalex.org/keywords/extensibility","display_name":"Extensibility","score":0.4202157258987427},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3895937204360962},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3577038049697876},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22079840302467346},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.16390177607536316},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.15264883637428284}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8579526543617249},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.814160168170929},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.7245156168937683},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6090183258056641},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.6034104824066162},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6004590392112732},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5519183278083801},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5385019183158875},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.5169488787651062},{"id":"https://openalex.org/C172430144","wikidata":"https://www.wikidata.org/wiki/Q17111997","display_name":"Symmetric multiprocessor system","level":2,"score":0.49943971633911133},{"id":"https://openalex.org/C2780870223","wikidata":"https://www.wikidata.org/wiki/Q1004415","display_name":"Runtime system","level":2,"score":0.49595555663108826},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.481537401676178},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45658865571022034},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.4319613575935364},{"id":"https://openalex.org/C32833848","wikidata":"https://www.wikidata.org/wiki/Q4115054","display_name":"Extensibility","level":2,"score":0.4202157258987427},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3895937204360962},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3577038049697876},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22079840302467346},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.16390177607536316},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.15264883637428284},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dcis201949030.2019.8959934","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis201949030.2019.8959934","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 XXXIV Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"},{"id":"pmh:oai:repositorio.unican.es:10902/23133","is_oa":true,"landing_page_url":"http://hdl.handle.net/10902/23133","pdf_url":null,"source":{"id":"https://openalex.org/S4306400398","display_name":"UCrea (University of Cantabria)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I13134134","host_organization_name":"Universidad de Cantabria","host_organization_lineage":["https://openalex.org/I13134134"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"34th Conference on Design of Circuits and Integrated Systems (DCIS), Bilbao, 2019, 168-173","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:repositorio.unican.es:10902/23133","is_oa":true,"landing_page_url":"http://hdl.handle.net/10902/23133","pdf_url":null,"source":{"id":"https://openalex.org/S4306400398","display_name":"UCrea (University of Cantabria)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I13134134","host_organization_name":"Universidad de Cantabria","host_organization_lineage":["https://openalex.org/I13134134"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"34th Conference on Design of Circuits and Integrated Systems (DCIS), Bilbao, 2019, 168-173","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1999085092","https://openalex.org/W2121893797","https://openalex.org/W2149294210","https://openalex.org/W2186835407","https://openalex.org/W2741997154","https://openalex.org/W2746177311","https://openalex.org/W4234180294","https://openalex.org/W6686837274"],"related_works":["https://openalex.org/W2088827150","https://openalex.org/W2178653557","https://openalex.org/W2110622243","https://openalex.org/W4385420210","https://openalex.org/W2533043572","https://openalex.org/W2783439599","https://openalex.org/W2560366625","https://openalex.org/W2226356789","https://openalex.org/W3124194311","https://openalex.org/W3192695480"],"abstract_inverted_index":{"In":[0,45,103],"the":[1,11,82,94,106,114,119,124,133,146,153,174,177],"fields":[2],"of":[3,135,148,176,187],"high":[4],"performance":[5,39,150,193],"computing":[6,138],"(HPC)":[7],"and":[8,30,65,101,123,184],"embedded":[9],"systems,":[10],"current":[12,76],"trend":[13],"is":[14,41,140],"to":[15,35,72,137,162,190],"employ":[16],"heterogeneous":[17,54,182],"platforms":[18,55,183],"which":[19,56],"integrate":[20],"general":[21],"purpose":[22],"CPUs":[23],"with":[24,88,145],"specialized":[25],"accelerators":[26,115],"such":[27,98],"as":[28,99,167],"GPUs":[29],"FPGAs.":[31],"Programming":[32],"these":[33],"architectures":[34,90],"approach":[36],"their":[37],"theoretical":[38],"limits":[40],"a":[42,50,58,66,163,168,191],"complex":[43],"issue.":[44],"this":[46],"article,":[47],"we":[48],"present":[49],"design":[51,110,185],"methodology":[52,158],"targeting":[53],"combines":[57],"novel":[59],"dynamic":[60],"offloading":[61,78],"mechanism":[62],"for":[63,69,112],"OpenMP":[64,77,121],"scheduling":[67],"strategy":[68],"assigning":[70],"tasks":[71,136],"accelerator":[73],"devices.":[74],"The":[75,156,171],"model":[79],"depends":[80],"on":[81],"compiler":[83,122],"supporting":[84],"each":[85],"target":[86],"device,":[87],"many":[89],"still":[91],"unsupported":[92],"by":[93,179],"most":[95],"popular":[96],"compilers,":[97],"GCC":[100],"Clang.":[102],"our":[104],"approach,":[105],"software":[107],"and/or":[108],"hardware":[109],"flows":[111],"programming":[113],"are":[116,127],"dissociated":[117],"from":[118],"host":[120],"device-specific":[125],"implementations":[126],"dynamically":[128,141],"loaded":[129],"at":[130,143],"runtime.":[131],"Moreover,":[132],"assignment":[134],"resources":[139],"evaluated":[142],"runtime,":[144],"aim":[147],"maximizing":[149],"when":[151],"using":[152],"available":[154],"resources.":[155],"proposed":[157],"has":[159],"been":[160],"applied":[161],"video":[164],"processing":[165],"system":[166],"test":[169],"case.":[170],"results":[172],"demonstrate":[173],"flexibility":[175],"proposal":[178],"exploiting":[180],"different":[181],"particularities":[186],"devices,":[188],"leading":[189],"significant":[192],"improvement.":[194]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}