{"id":"https://openalex.org/W3000165465","doi":"https://doi.org/10.1109/dcis201949030.2019.8959828","title":"SET sensitivity evaluation, a comparison before and after layout","display_name":"SET sensitivity evaluation, a comparison before and after layout","publication_year":2019,"publication_date":"2019-11-01","ids":{"openalex":"https://openalex.org/W3000165465","doi":"https://doi.org/10.1109/dcis201949030.2019.8959828","mag":"3000165465"},"language":"en","primary_location":{"id":"doi:10.1109/dcis201949030.2019.8959828","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis201949030.2019.8959828","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 XXXIV Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020547467","display_name":"Valent\u00edn Guti\u00e9rrez","orcid":"https://orcid.org/0000-0003-1902-4750"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Valentin Gutierrez","raw_affiliation_strings":["CSIC-Universidad de Sevilla, Instituto de Micr\u00f3electronica de Sevilla (IMSE - CNM), Av. Am\u00e9rico Vespucio 28, Sevilla, Spain"],"affiliations":[{"raw_affiliation_string":"CSIC-Universidad de Sevilla, Instituto de Micr\u00f3electronica de Sevilla (IMSE - CNM), Av. Am\u00e9rico Vespucio 28, Sevilla, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006780064","display_name":"Gildas L\u00e9ger","orcid":"https://orcid.org/0000-0002-2310-7906"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Gildas Leger","raw_affiliation_strings":["CSIC-Universidad de Sevilla, Instituto de Micr\u00f3electronica de Sevilla (IMSE - CNM), Av. Am\u00e9rico Vespucio 28, Sevilla, Spain"],"affiliations":[{"raw_affiliation_string":"CSIC-Universidad de Sevilla, Instituto de Micr\u00f3electronica de Sevilla (IMSE - CNM), Av. Am\u00e9rico Vespucio 28, Sevilla, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5020547467"],"corresponding_institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"],"apc_list":null,"apc_paid":null,"fwci":0.1192,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.4945034,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.8554353713989258},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.7142136096954346},{"id":"https://openalex.org/keywords/resistive-touchscreen","display_name":"Resistive touchscreen","score":0.6591163873672485},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.6435559391975403},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.60964035987854},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5168672204017639},{"id":"https://openalex.org/keywords/capacitive-sensing","display_name":"Capacitive sensing","score":0.496401846408844},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.481975257396698},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4450409710407257},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.4363335371017456},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4296240210533142},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4268469512462616},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4200670123100281},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.30905628204345703},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2520338296890259},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2267874777317047},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21839576959609985},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.18406495451927185}],"concepts":[{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.8554353713989258},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.7142136096954346},{"id":"https://openalex.org/C6899612","wikidata":"https://www.wikidata.org/wiki/Q852911","display_name":"Resistive touchscreen","level":2,"score":0.6591163873672485},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.6435559391975403},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.60964035987854},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5168672204017639},{"id":"https://openalex.org/C206755178","wikidata":"https://www.wikidata.org/wiki/Q1131271","display_name":"Capacitive sensing","level":2,"score":0.496401846408844},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.481975257396698},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4450409710407257},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.4363335371017456},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4296240210533142},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4268469512462616},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4200670123100281},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.30905628204345703},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2520338296890259},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2267874777317047},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21839576959609985},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.18406495451927185},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dcis201949030.2019.8959828","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis201949030.2019.8959828","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 XXXIV Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W191754124","https://openalex.org/W1502657187","https://openalex.org/W2011204264","https://openalex.org/W2029159365","https://openalex.org/W2101838114","https://openalex.org/W2130520838","https://openalex.org/W2911984140","https://openalex.org/W2940128495","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2350096308","https://openalex.org/W2034020979","https://openalex.org/W2049044818","https://openalex.org/W85694287","https://openalex.org/W4241171805","https://openalex.org/W2143930978","https://openalex.org/W4239381562","https://openalex.org/W48176555","https://openalex.org/W2000205915","https://openalex.org/W4253917875"],"abstract_inverted_index":{"Single":[0],"Events":[1],"Transient":[2],"can":[3,82],"be":[4,26,74,83],"a":[5,63,68],"serious":[6],"issue":[7],"in":[8],"safety-critical":[9],"applications.":[10],"Therefore,":[11],"before":[12],"the":[13,19,22,31,38,42,49,55,103],"manufacturing":[14],"process,":[15],"an":[16,59],"evaluation":[17],"of":[18,21,41,51,57,70],"sensitivity":[20,40],"whole":[23],"circuit":[24,105],"must":[25],"carried":[27],"out":[28],"to":[29,36,100],"diagnose":[30],"most":[32],"sensitive":[33],"nodes":[34],"and":[35,87,97],"assess":[37,102],"global":[39,104],"circuit.":[43],"In":[44],"this":[45],"work":[46],"we":[47],"evaluate":[48],"importance":[50],"layout":[52],"parasitics":[53,99],"on":[54,62],"results":[56],"such":[58],"evaluation.":[60],"Relying":[61],"high":[64],"performance":[65],"buffer":[66],"as":[67],"case":[69],"study,":[71],"it":[72],"will":[73],"shown":[75],"that":[76,91],"SET":[77],"simulations":[78,92],"at":[79],"schematic":[80],"level":[81],"used":[84],"for":[85],"diagnosis":[86],"hardening":[88],"purpose":[89],"but":[90],"should":[93],"include":[94],"both":[95],"resistive":[96],"capacitive":[98],"reliably":[101],"sensitivity.":[106]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}