{"id":"https://openalex.org/W2128009350","doi":"https://doi.org/10.1109/date.2011.5763329","title":"Modelling circuit performance variations due to statistical variability: Monte Carlo static timing analysis","display_name":"Modelling circuit performance variations due to statistical variability: Monte Carlo static timing analysis","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2128009350","doi":"https://doi.org/10.1109/date.2011.5763329","mag":"2128009350"},"language":"en","primary_location":{"id":"doi:10.1109/date.2011.5763329","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763329","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007456624","display_name":"Michael Merrett","orcid":null},"institutions":[{"id":"https://openalex.org/I43439940","display_name":"University of Southampton","ror":"https://ror.org/01ryk1543","country_code":"GB","type":"education","lineage":["https://openalex.org/I43439940"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"M Merrett","raw_affiliation_strings":["Electronics and Computer Science, University of Southampton, Southampton, UK","Electronics and Computer Science University of Southampton, Southampton, SO17 1BJ, UK"],"affiliations":[{"raw_affiliation_string":"Electronics and Computer Science, University of Southampton, Southampton, UK","institution_ids":["https://openalex.org/I43439940"]},{"raw_affiliation_string":"Electronics and Computer Science University of Southampton, Southampton, SO17 1BJ, UK","institution_ids":["https://openalex.org/I43439940"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101812159","display_name":"P. Asenov","orcid":"https://orcid.org/0000-0003-2379-9903"},"institutions":[{"id":"https://openalex.org/I7882870","display_name":"University of Glasgow","ror":"https://ror.org/00vtgdb53","country_code":"GB","type":"education","lineage":["https://openalex.org/I7882870"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"P Asenov","raw_affiliation_strings":["School of Engineering, University of Glasgow, Glasgow, UK","School of Engineering, University of Glasgow, Glasgow G12 8QQ, UK#TAB#"],"affiliations":[{"raw_affiliation_string":"School of Engineering, University of Glasgow, Glasgow, UK","institution_ids":["https://openalex.org/I7882870"]},{"raw_affiliation_string":"School of Engineering, University of Glasgow, Glasgow G12 8QQ, UK#TAB#","institution_ids":["https://openalex.org/I7882870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5116804717","display_name":"Yangang Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I43439940","display_name":"University of Southampton","ror":"https://ror.org/01ryk1543","country_code":"GB","type":"education","lineage":["https://openalex.org/I43439940"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Yangang Wang","raw_affiliation_strings":["Electronics and Computer Science, University of Southampton, Southampton, UK","Electronics and Computer Science University of Southampton, Southampton, SO17 1BJ, UK"],"affiliations":[{"raw_affiliation_string":"Electronics and Computer Science, University of Southampton, Southampton, UK","institution_ids":["https://openalex.org/I43439940"]},{"raw_affiliation_string":"Electronics and Computer Science University of Southampton, Southampton, SO17 1BJ, UK","institution_ids":["https://openalex.org/I43439940"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077466475","display_name":"Mark Zwoli\u0144ski","orcid":"https://orcid.org/0000-0002-2230-625X"},"institutions":[{"id":"https://openalex.org/I43439940","display_name":"University of Southampton","ror":"https://ror.org/01ryk1543","country_code":"GB","type":"education","lineage":["https://openalex.org/I43439940"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"M Zwolinski","raw_affiliation_strings":["Electronics and Computer Science, University of Southampton, Southampton, UK","Electronics and Computer Science University of Southampton, Southampton, SO17 1BJ, UK"],"affiliations":[{"raw_affiliation_string":"Electronics and Computer Science, University of Southampton, Southampton, UK","institution_ids":["https://openalex.org/I43439940"]},{"raw_affiliation_string":"Electronics and Computer Science University of Southampton, Southampton, SO17 1BJ, UK","institution_ids":["https://openalex.org/I43439940"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021269089","display_name":"D. Reid","orcid":"https://orcid.org/0000-0003-1971-0953"},"institutions":[{"id":"https://openalex.org/I7882870","display_name":"University of Glasgow","ror":"https://ror.org/00vtgdb53","country_code":"GB","type":"education","lineage":["https://openalex.org/I7882870"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"D Reid","raw_affiliation_strings":["School of Engineering, University of Glasgow, Glasgow, UK","School of Engineering, University of Glasgow, Glasgow G12 8QQ, UK#TAB#"],"affiliations":[{"raw_affiliation_string":"School of Engineering, University of Glasgow, Glasgow, UK","institution_ids":["https://openalex.org/I7882870"]},{"raw_affiliation_string":"School of Engineering, University of Glasgow, Glasgow G12 8QQ, UK#TAB#","institution_ids":["https://openalex.org/I7882870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108387029","display_name":"C. Millar","orcid":null},"institutions":[{"id":"https://openalex.org/I7882870","display_name":"University of Glasgow","ror":"https://ror.org/00vtgdb53","country_code":"GB","type":"education","lineage":["https://openalex.org/I7882870"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"C Millar","raw_affiliation_strings":["School of Engineering, University of Glasgow, Glasgow, UK","School of Engineering, University of Glasgow, Glasgow G12 8QQ, UK#TAB#"],"affiliations":[{"raw_affiliation_string":"School of Engineering, University of Glasgow, Glasgow, UK","institution_ids":["https://openalex.org/I7882870"]},{"raw_affiliation_string":"School of Engineering, University of Glasgow, Glasgow G12 8QQ, UK#TAB#","institution_ids":["https://openalex.org/I7882870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068885938","display_name":"Sanghamitra Roy","orcid":"https://orcid.org/0000-0002-3927-1612"},"institutions":[{"id":"https://openalex.org/I7882870","display_name":"University of Glasgow","ror":"https://ror.org/00vtgdb53","country_code":"GB","type":"education","lineage":["https://openalex.org/I7882870"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"S Roy","raw_affiliation_strings":["School of Engineering, University of Glasgow, Glasgow, UK","School of Engineering, University of Glasgow, Glasgow G12 8QQ, UK#TAB#"],"affiliations":[{"raw_affiliation_string":"School of Engineering, University of Glasgow, Glasgow, UK","institution_ids":["https://openalex.org/I7882870"]},{"raw_affiliation_string":"School of Engineering, University of Glasgow, Glasgow G12 8QQ, UK#TAB#","institution_ids":["https://openalex.org/I7882870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5115595225","display_name":"Zhenyu Liu","orcid":"https://orcid.org/0009-0002-7178-0131"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Zhenyu Liu","raw_affiliation_strings":["School of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","School of Computer Science, University of Manchester,Manchester M13 9PL,UK"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"School of Computer Science, University of Manchester,Manchester M13 9PL,UK","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083177159","display_name":"Steve Furber","orcid":"https://orcid.org/0000-0002-6524-3367"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"S Furber","raw_affiliation_strings":["School of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","School of Computer Science, University of Manchester,Manchester M13 9PL,UK"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Manchester, Institute of Science and Technology, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"School of Computer Science, University of Manchester,Manchester M13 9PL,UK","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110740755","display_name":"A. Asenov","orcid":null},"institutions":[{"id":"https://openalex.org/I7882870","display_name":"University of Glasgow","ror":"https://ror.org/00vtgdb53","country_code":"GB","type":"education","lineage":["https://openalex.org/I7882870"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"A Asenov","raw_affiliation_strings":["School of Engineering, University of Glasgow, Glasgow, UK","School of Engineering, University of Glasgow, Glasgow G12 8QQ, UK#TAB#"],"affiliations":[{"raw_affiliation_string":"School of Engineering, University of Glasgow, Glasgow, UK","institution_ids":["https://openalex.org/I7882870"]},{"raw_affiliation_string":"School of Engineering, University of Glasgow, Glasgow G12 8QQ, UK#TAB#","institution_ids":["https://openalex.org/I7882870"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":10,"corresponding_author_ids":["https://openalex.org/A5007456624"],"corresponding_institution_ids":["https://openalex.org/I43439940"],"apc_list":null,"apc_paid":null,"fwci":2.4295,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.89840286,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6282662153244019},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.6135221719741821},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.5454245209693909},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5301892161369324},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5253036618232727},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5238682627677917},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.49694278836250305},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.471155047416687},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.45915356278419495},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4544260501861572},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.43896862864494324},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4360122084617615},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.24486437439918518},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18188732862472534},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17870759963989258},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.1554882526397705},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14612257480621338},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.12608984112739563}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6282662153244019},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.6135221719741821},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.5454245209693909},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5301892161369324},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5253036618232727},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5238682627677917},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.49694278836250305},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.471155047416687},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.45915356278419495},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4544260501861572},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.43896862864494324},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4360122084617615},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.24486437439918518},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18188732862472534},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17870759963989258},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.1554882526397705},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14612257480621338},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.12608984112739563},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/date.2011.5763329","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763329","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/702ceef0-dcaa-42e0-bec0-57ff5982ffb8","is_oa":false,"landing_page_url":"https://research.manchester.ac.uk/en/publications/702ceef0-dcaa-42e0-bec0-57ff5982ffb8","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Merrett, M, Asenov, P, Wang, Y, Zwolinski, M, Reid, D, Millar, C, Roy, S, Liu, Z, Furber, S & Asenov, A 2011, Modelling circuit performance variations due to statistical variability: Monte Carlo static timing analysis. in Proceedings -Design, Automation and Test in Europe, DATE|Proc. Des. Autom. Test Eur. DATE. IEEE, USA, pp. 1537-1540, 14th Design, Automation and Test in Europe Conference and Exhibition, DATE 2011, Grenoble, 1/07/11.","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:eprints.soton.ac.uk:272390","is_oa":false,"landing_page_url":"https://eprints.soton.ac.uk/272390/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401019","display_name":"ePrints Soton (University of Southampton)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I43439940","host_organization_name":"University of Southampton","host_organization_lineage":["https://openalex.org/I43439940"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference or Workshop Item"},{"id":"pmh:oai:pure.atira.dk:publications/702ceef0-dcaa-42e0-bec0-57ff5982ffb8","is_oa":false,"landing_page_url":"https://www.research.manchester.ac.uk/portal/en/publications/modelling-circuit-performance-variations-due-to-statistical-variability-monte-carlo-static-timing-analysis(702ceef0-dcaa-42e0-bec0-57ff5982ffb8).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Merrett, M, Asenov, P, Wang, Y, Zwolinski, M, Reid, D, Millar, C, Roy, S, Liu, Z, Furber, S & Asenov, A 2011, Modelling circuit performance variations due to statistical variability: Monte Carlo static timing analysis. in Proceedings -Design, Automation and Test in Europe, DATE|Proc. Des. Autom. Test Eur. DATE. IEEE, USA, pp. 1537-1540, 14th Design, Automation and Test in Europe Conference and Exhibition, DATE 2011, Grenoble, 1/07/11.","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8199999928474426,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W61749477","https://openalex.org/W1518236483","https://openalex.org/W1967709031","https://openalex.org/W1968379394","https://openalex.org/W1982756257","https://openalex.org/W2114131053","https://openalex.org/W2117076170","https://openalex.org/W2119068672","https://openalex.org/W2143582865","https://openalex.org/W2145236287","https://openalex.org/W6602489599","https://openalex.org/W6677703373"],"related_works":["https://openalex.org/W1569705806","https://openalex.org/W2051008800","https://openalex.org/W2026822479","https://openalex.org/W2341264206","https://openalex.org/W4230512219","https://openalex.org/W2134664711","https://openalex.org/W2370249666","https://openalex.org/W2009345382","https://openalex.org/W2030835619","https://openalex.org/W2098316714"],"abstract_inverted_index":{"The":[0,38,88,121],"scaling":[1],"of":[2,13,31,40,61,76,113,146],"MOSFETs":[3],"has":[4],"improved":[5],"performance":[6,49,133],"and":[7,17,44,85,116,134],"lowered":[8],"the":[9,20,35,74,91,103,107,127,143],"cost":[10],"per":[11],"function":[12],"CMOS":[14],"integrated":[15],"circuits":[16],"systems":[18],"over":[19],"last":[21],"40":[22],"years,":[23],"but":[24,54],"devices":[25],"are":[26],"subject":[27],"to":[28,99,106,130],"increasing":[29],"amounts":[30],"statistical":[32,42,79,96],"variability":[33],"within":[34],"deca-nano":[36],"domain.":[37],"causes":[39],"these":[41],"variations":[43,80],"their":[45,62],"effects":[46],"on":[47,64,81],"device":[48],"have":[50,56],"been":[51,57],"extensively":[52],"studied,":[53],"there":[55],"few":[58],"systematic":[59],"studies":[60],"impact":[63,75],"circuit":[65,83,108,124],"performance.":[66],"This":[67],"paper":[68],"describes":[69],"a":[70,139],"method":[71,89,122],"for":[72],"modelling":[73],"random":[77],"intra-die":[78],"digital":[82],"timing":[84],"power":[86],"consumption.":[87],"allows":[90],"variation":[92],"modelled":[93],"by":[94,110,149],"large-scale":[95],"transistor":[97],"simulations":[98],"be":[100],"propagated":[101],"up":[102],"design":[104],"flow":[105],"level,":[109],"making":[111],"use":[112],"commercial":[114],"STA":[115],"standard":[117],"cell":[118],"characterisation":[119],"tools.":[120],"provides":[123],"designers":[125],"with":[126],"information":[128],"required":[129],"analyse":[131],"power,":[132],"yield":[135],"trade-offs":[136],"when":[137],"fabricating":[138],"design,":[140],"while":[141],"removing":[142],"large":[144],"levels":[145],"pessimism":[147],"generated":[148],"traditional":[150],"Corner":[151],"Based":[152],"Analysis.":[153]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}