{"id":"https://openalex.org/W2167739795","doi":"https://doi.org/10.1109/date.2011.5763128","title":"A new reconfigurable clock-gating technique for low power SRAM-based FPGAs","display_name":"A new reconfigurable clock-gating technique for low power SRAM-based FPGAs","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2167739795","doi":"https://doi.org/10.1109/date.2011.5763128","mag":"2167739795"},"language":"en","primary_location":{"id":"doi:10.1109/date.2011.5763128","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763128","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021426042","display_name":"Luca Sterpone","orcid":"https://orcid.org/0000-0002-3080-2560"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"L Sterpone","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062358729","display_name":"Luigi Carro","orcid":"https://orcid.org/0000-0002-7402-4780"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"L Carro","raw_affiliation_strings":["Departmento de Informatica Aplicada, UFRGS, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Departmento de Informatica Aplicada, UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113405673","display_name":"D\u00e9bora Matos","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"D Matos","raw_affiliation_strings":["Departmento de Informatica Aplicada, UFRGS, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Departmento de Informatica Aplicada, UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036463224","display_name":"Stephan Wong","orcid":"https://orcid.org/0000-0003-3521-2612"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"S Wong","raw_affiliation_strings":["Computer Engineering Laboratory, Technical University Delft, Delft, Netherlands"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Laboratory, Technical University Delft, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011407081","display_name":"F Fakhar","orcid":null},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"F Fakhar","raw_affiliation_strings":["Computer Engineering Laboratory, Technical University Delft, Delft, Netherlands"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Laboratory, Technical University Delft, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5021426042"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":2.4295,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.90038795,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.8282276391983032},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7767910957336426},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7219605445861816},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6826633810997009},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6733835935592651},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.6347396969795227},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5395729541778564},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5362623929977417},{"id":"https://openalex.org/keywords/fifo","display_name":"FIFO (computing and electronics)","score":0.49527707695961},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.44975608587265015},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.4293251633644104},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3778206408023834},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3406389653682709},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.2564684748649597},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.23536917567253113}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.8282276391983032},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7767910957336426},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7219605445861816},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6826633810997009},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6733835935592651},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.6347396969795227},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5395729541778564},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5362623929977417},{"id":"https://openalex.org/C2777145635","wikidata":"https://www.wikidata.org/wiki/Q515636","display_name":"FIFO (computing and electronics)","level":2,"score":0.49527707695961},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.44975608587265015},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.4293251633644104},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3778206408023834},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3406389653682709},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.2564684748649597},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.23536917567253113},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/date.2011.5763128","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763128","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},{"id":"pmh:oai:porto.polito.it:2423932","is_oa":false,"landing_page_url":"http://porto.polito.it/2423932/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1506585561","https://openalex.org/W1513974833","https://openalex.org/W1575022128","https://openalex.org/W1970278706","https://openalex.org/W1970885193","https://openalex.org/W1977850862","https://openalex.org/W1991497933","https://openalex.org/W2013167650","https://openalex.org/W2069460396","https://openalex.org/W2097521167","https://openalex.org/W2101356024","https://openalex.org/W2111515250","https://openalex.org/W2123491437","https://openalex.org/W2125469204","https://openalex.org/W2125609665","https://openalex.org/W2131619025","https://openalex.org/W2137118189","https://openalex.org/W2162969296","https://openalex.org/W4241249008"],"related_works":["https://openalex.org/W4251300178","https://openalex.org/W2123491437","https://openalex.org/W2199871724","https://openalex.org/W3199387640","https://openalex.org/W2088914741","https://openalex.org/W2559451387","https://openalex.org/W4247180033","https://openalex.org/W2761162340","https://openalex.org/W1510566755","https://openalex.org/W2539473121"],"abstract_inverted_index":{"Power":[0],"consumption":[1,97],"is":[2,67,144],"dramatically":[3],"increasing":[4],"for":[5],"Static":[6],"Random":[7],"Access":[8],"Memory":[9],"Field":[10],"Programmable":[11],"Gate":[12],"Arrays":[13],"(SRAM-FPGAs),":[14],"therefore":[15],"lower":[16],"power":[17,33,45,96,126],"FPGA":[18,34],"circuitry":[19],"and":[20,62,94,109,147],"new":[21,53],"CAD":[22],"tools":[23],"are":[24],"needed.":[25],"Clock-gating":[26],"methodologies":[27],"have":[28,102],"been":[29,103],"applied":[30],"in":[31,40,122,153],"low":[32],"designs":[35],"with":[36,134],"only":[37],"minor":[38],"success":[39],"reducing":[41],"the":[42,70,75,81,120,123,141],"total":[43,124],"average":[44,125],"consumption.":[46],"In":[47],"this":[48],"paper,":[49],"we":[50],"developed":[51],"a":[52,86,106,111,149],"structural":[54],"clock-gating":[55,138],"technique":[56],"based":[57,68],"on":[58,69,105,110],"internal":[59],"partial":[60,72],"reconfiguration":[61,73],"topological":[63],"modifications.":[64],"The":[65,100,115],"solution":[66],"dynamic":[71,95],"of":[74,88,92,155],"configuration":[76],"memory":[77],"frames":[78],"related":[79],"to":[80,132,136],"clock":[82],"routing":[83],"resources.":[84],"For":[85],"set":[87],"design":[89],"cases,":[90],"figures":[91],"static":[93],"were":[98],"obtained.":[99],"analyses":[101],"performed":[104],"synchronous":[107],"FIFO":[108],"r-VEX":[112],"VLIW":[113],"processor.":[114],"experimental":[116],"results":[117],"shown":[118],"that":[119],"efficiency":[121],"consumptions":[127],"ranges":[128],"from":[129],"about":[130],"28%":[131],"39%":[133],"respect":[135],"standard":[137],"approaches.":[139],"Besides,":[140],"proposed":[142],"method":[143],"not":[145],"intrusive,":[146],"presents":[148],"very":[150],"limited":[151],"cost":[152],"term":[154],"area":[156],"overhead.":[157]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":4}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}