{"id":"https://openalex.org/W2170404314","doi":"https://doi.org/10.1109/date.2011.5763054","title":"Distributed hardware matcher framework for SoC survivability","display_name":"Distributed hardware matcher framework for SoC survivability","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2170404314","doi":"https://doi.org/10.1109/date.2011.5763054","mag":"2170404314"},"language":"en","primary_location":{"id":"doi:10.1109/date.2011.5763054","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763054","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035843813","display_name":"Ilya Wagner","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"I Wagner","raw_affiliation_strings":["Platform Validation Engineering, Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Platform Validation Engineering, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113824454","display_name":"Shih\u2010Lien Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shih-Lien Lu","raw_affiliation_strings":["Oregon Microarchitecture Laboratory, Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Oregon Microarchitecture Laboratory, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5035843813"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.2518,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59841543,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7645084857940674},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6963863372802734},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6310766935348511},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5186495184898376},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5106855034828186},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.49811410903930664},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.4206000566482544},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3782283067703247},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.312558114528656}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7645084857940674},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6963863372802734},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6310766935348511},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5186495184898376},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5106855034828186},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.49811410903930664},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.4206000566482544},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3782283067703247},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.312558114528656}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2011.5763054","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763054","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.41999998688697815,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W153129976","https://openalex.org/W2098004978","https://openalex.org/W2119913792","https://openalex.org/W2149179427","https://openalex.org/W2149501383"],"related_works":["https://openalex.org/W2378076731","https://openalex.org/W4286888643","https://openalex.org/W3210795196","https://openalex.org/W2088988140","https://openalex.org/W2103019253","https://openalex.org/W2951529875","https://openalex.org/W2391453316","https://openalex.org/W2297768894","https://openalex.org/W4388212011","https://openalex.org/W1576317492"],"abstract_inverted_index":{"Modern":[0],"systems":[1],"on":[2],"chip":[3],"(SoCs)":[4],"are":[5],"rapidly":[6],"becoming":[7],"complex":[8],"high-performance":[9],"computational":[10],"devices,":[11],"featuring":[12],"multiple":[13],"general":[14],"purpose":[15],"processor":[16],"cores":[17],"and":[18,39,62,99,145,202],"a":[19,50,81,95,136,150,191],"variety":[20],"of":[21,53,110,115,132,157,189,193],"functional":[22],"IP":[23,134],"blocks,":[24],"communicating":[25],"with":[26,196],"each":[27],"other":[28],"through":[29,60],"on-die":[30,108],"fabric.":[31],"While":[32],"modular":[33],"SoC":[34],"design":[35],"provides":[36],"power":[37],"savings":[38],"simplifies":[40],"the":[41,107,130,147,173,177,184],"development":[42],"process,":[43],"it":[44],"also":[45],"leaves":[46],"significant":[47],"room":[48],"for":[49,135],"special":[51],"type":[52],"hardware":[54],"bugs,":[55],"interaction":[56,117,194],"errors,":[57],"to":[58,67,153,171,176],"slip":[59],"pre-":[61],"post-silicon":[63],"verification.":[64],"Consequently,":[65],"hard":[66],"fix":[68],"silicon":[69],"escapes":[70],"may":[71],"be":[72,120,161],"discovered":[73],"late":[74],"in":[75,149],"production":[76],"schedule":[77],"or":[78,88],"even":[79],"after":[80],"market":[82],"release,":[83],"potentially":[84],"causing":[85],"costly":[86],"delays":[87],"recalls.":[89],"In":[90],"this":[91,164],"work":[92],"we":[93],"propose":[94],"unified":[96],"error":[97,174],"detection":[98,175],"recovery":[100],"framework":[101,168,186],"that":[102,159,183],"incorporates":[103],"programmable":[104],"features":[105],"into":[106],"fabric":[109],"an":[111,133],"SoC,":[112],"so":[113],"triggers":[114],"escaped":[116],"bugs":[118],"can":[119],"detected":[121],"at":[122],"runtime.":[123],"Furthermore,":[124],"upon":[125],"detection,":[126],"our":[127,167],"solution":[128],"locks":[129],"interface":[131],"programmed":[137,170],"time":[138],"period,":[139],"thus":[140],"altering":[141],"interactions":[142],"between":[143],"accesses":[144],"bypassing":[146],"bug":[148],"manner":[151],"transparent":[152],"software.":[154],"For":[155],"classes":[156],"errors":[158,195],"cannot":[160],"circumvented":[162],"by":[163],"in-hardware":[165],"technique":[166],"is":[169,187],"propagate":[172],"software":[178],"layer.":[179],"Our":[180],"experiments":[181],"demonstrate":[182],"proposed":[185],"capable":[188],"detecting":[190],"range":[192],"less":[197],"than":[198],"0.01%":[199],"performance":[200],"penalty":[201],"0.45%":[203],"area":[204],"overhead.":[205]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}