{"id":"https://openalex.org/W3144514467","doi":"https://doi.org/10.1109/date.2010.5457239","title":"A fully-asynchronous low-power framework for GALS NoC integration","display_name":"A fully-asynchronous low-power framework for GALS NoC integration","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W3144514467","doi":"https://doi.org/10.1109/date.2010.5457239","mag":"3144514467"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5457239","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457239","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068167440","display_name":"Yvain Thonnart","orcid":"https://orcid.org/0000-0001-7721-5796"},"institutions":[{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]},{"id":"https://openalex.org/I3020098449","display_name":"CEA Grenoble","ror":"https://ror.org/02mg6n827","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I3020098449"]},{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]},{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Y Thonnart","raw_affiliation_strings":["CEA-LETI, MINATEC, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"CEA-LETI, MINATEC, Grenoble, France","institution_ids":["https://openalex.org/I4210150049","https://openalex.org/I899635006","https://openalex.org/I106785703","https://openalex.org/I3020098449","https://openalex.org/I2738703131"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031216442","display_name":"Pascal Vivet","orcid":"https://orcid.org/0000-0002-7413-8243"},"institutions":[{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]},{"id":"https://openalex.org/I3020098449","display_name":"CEA Grenoble","ror":"https://ror.org/02mg6n827","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I3020098449"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]},{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"P Vivet","raw_affiliation_strings":["CEA-LETI, MINATEC, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"CEA-LETI, MINATEC, Grenoble, France","institution_ids":["https://openalex.org/I4210150049","https://openalex.org/I899635006","https://openalex.org/I106785703","https://openalex.org/I3020098449","https://openalex.org/I2738703131"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112620749","display_name":"F. Clermidy","orcid":null},"institutions":[{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]},{"id":"https://openalex.org/I3020098449","display_name":"CEA Grenoble","ror":"https://ror.org/02mg6n827","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I3020098449"]},{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"F Clermidy","raw_affiliation_strings":["CEA-LETI, MINATEC, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"CEA-LETI, MINATEC, Grenoble, France","institution_ids":["https://openalex.org/I4210150049","https://openalex.org/I899635006","https://openalex.org/I106785703","https://openalex.org/I3020098449","https://openalex.org/I2738703131"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5068167440"],"corresponding_institution_ids":["https://openalex.org/I106785703","https://openalex.org/I2738703131","https://openalex.org/I3020098449","https://openalex.org/I4210150049","https://openalex.org/I899635006"],"apc_list":null,"apc_paid":null,"fwci":11.3959,"has_fulltext":false,"cited_by_count":76,"citation_normalized_percentile":{"value":0.98800414,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"33","last_page":"38"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8473283052444458},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7361952066421509},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5909159183502197},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5757757425308228},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5582206845283508},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5210666060447693},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4979550838470459},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.49714305996894836},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4860458970069885},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4677553176879883},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.46712547540664673},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.46580439805984497},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.4653606712818146},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4267337918281555},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4170876145362854},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.41368094086647034},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.38276174664497375},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3464931547641754},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2649400234222412},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.19648751616477966},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.17469307780265808},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1701940894126892},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.09426099061965942}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8473283052444458},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7361952066421509},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5909159183502197},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5757757425308228},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5582206845283508},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5210666060447693},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4979550838470459},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.49714305996894836},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4860458970069885},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4677553176879883},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.46712547540664673},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.46580439805984497},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.4653606712818146},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4267337918281555},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4170876145362854},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.41368094086647034},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.38276174664497375},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3464931547641754},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2649400234222412},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.19648751616477966},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.17469307780265808},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1701940894126892},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.09426099061965942},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5457239","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457239","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6100000143051147,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320323512","display_name":"Buddhist Tzu Chi Medical Foundation","ror":"https://ror.org/04rbvc675"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1865879713","https://openalex.org/W2027363446","https://openalex.org/W2085176118","https://openalex.org/W2087010081","https://openalex.org/W2099034654","https://openalex.org/W2127797260","https://openalex.org/W2134425298","https://openalex.org/W2139349254","https://openalex.org/W2152385473","https://openalex.org/W2156193159","https://openalex.org/W2159005424","https://openalex.org/W2165370369","https://openalex.org/W2167667533","https://openalex.org/W2168082067","https://openalex.org/W4245203543","https://openalex.org/W4247367638"],"related_works":["https://openalex.org/W2548837243","https://openalex.org/W2165341302","https://openalex.org/W3147061323","https://openalex.org/W2080129643","https://openalex.org/W4247130854","https://openalex.org/W2027484829","https://openalex.org/W2118796996","https://openalex.org/W2364544765","https://openalex.org/W4212803501","https://openalex.org/W1984298705"],"abstract_inverted_index":{"Requiring":[0],"more":[1],"bandwidth":[2],"at":[3],"reasonable":[4],"power":[5,86],"consumption,":[6],"new":[7,49],"communication":[8],"infrastructures":[9],"must":[10],"provide":[11],"adequate":[12],"solutions":[13],"to":[14,54,89],"guarantee":[15],"performance":[16],"during":[17],"physical":[18],"integration.":[19],"In":[20],"this":[21],"paper,":[22],"we":[23],"propose":[24],"the":[25],"design":[26,50],"of":[27],"a":[28,36,48,73,78],"low-power":[29],"asynchronous":[30,60],"Network-on-Chip":[31],"which":[32],"is":[33,44,52],"implemented":[34,68],"in":[35,69,72],"bottom-up":[37],"approach":[38],"using":[39],"optimized":[40],"hard-macros.":[41],"This":[42],"architecture":[43,64],"fully":[45],"testable":[46],"and":[47,83],"flow":[51],"proposed":[53,63],"overcome":[55],"CAD":[56],"tools":[57],"limitations":[58],"regarding":[59],"logic.":[61],"The":[62],"has":[65],"been":[66],"successfully":[67],"CMOS":[70],"65nm":[71],"complete":[74],"circuit.":[75],"It":[76],"achieves":[77],"550Mflit/s":[79],"throughput":[80],"on":[81],"silicon,":[82],"exhibits":[84],"86%":[85],"reduction":[87],"compared":[88],"an":[90],"equivalent":[91],"synchronous":[92],"NoC":[93],"version.":[94]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":8},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":10},{"year":2013,"cited_by_count":7},{"year":2012,"cited_by_count":12}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}