{"id":"https://openalex.org/W3151155417","doi":"https://doi.org/10.1109/date.2010.5457212","title":"Stretching the limits of FPGA SerDes for enhanced ATE performance","display_name":"Stretching the limits of FPGA SerDes for enhanced ATE performance","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W3151155417","doi":"https://doi.org/10.1109/date.2010.5457212","mag":"3151155417"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5457212","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457212","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091221474","display_name":"A. Majid","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"A M Majid","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019160373","display_name":"D.C. Keezer","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D C Keezer","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5091221474"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":0.5773,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.74881987,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"38","issue":null,"first_page":"202","last_page":"207"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/serdes","display_name":"SerDes","score":0.9434444904327393},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8588394522666931},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6819685697555542},{"id":"https://openalex.org/keywords/automatic-test-equipment","display_name":"Automatic test equipment","score":0.6647889614105225},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5573580861091614},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5362434387207031},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.526354193687439},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5093711614608765},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49557745456695557},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.47843530774116516},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4340932071208954},{"id":"https://openalex.org/keywords/device-under-test","display_name":"Device under test","score":0.43069934844970703},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.4134630560874939},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.41323524713516235},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.10518091917037964}],"concepts":[{"id":"https://openalex.org/C19707634","wikidata":"https://www.wikidata.org/wiki/Q6510662","display_name":"SerDes","level":2,"score":0.9434444904327393},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8588394522666931},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6819685697555542},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.6647889614105225},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5573580861091614},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5362434387207031},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.526354193687439},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5093711614608765},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49557745456695557},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.47843530774116516},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4340932071208954},{"id":"https://openalex.org/C76249512","wikidata":"https://www.wikidata.org/wiki/Q1206780","display_name":"Device under test","level":3,"score":0.43069934844970703},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.4134630560874939},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.41323524713516235},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.10518091917037964},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C195266298","wikidata":"https://www.wikidata.org/wiki/Q2165620","display_name":"Scattering parameters","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5457212","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457212","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6399999856948853,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309321","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2025516544","https://openalex.org/W2044055781","https://openalex.org/W2063782396","https://openalex.org/W2098928979","https://openalex.org/W2108592931","https://openalex.org/W2122656890","https://openalex.org/W6656594533"],"related_works":["https://openalex.org/W2145847909","https://openalex.org/W3151155417","https://openalex.org/W2166824195","https://openalex.org/W4205810114","https://openalex.org/W2204680359","https://openalex.org/W2277705628","https://openalex.org/W1846230029","https://openalex.org/W2103363686","https://openalex.org/W2381722747","https://openalex.org/W2103522431"],"abstract_inverted_index":{"This":[0],"paper":[1,106],"describes":[2],"a":[3,31,37,58,100,120],"multi-gigahertz":[4],"test":[5,14,28,55,69,88,138],"module":[6,29,89,139],"to":[7,43,51,75,92,111,117,125,134,156],"enhance":[8],"the":[9,52,68,79,87,131,135,149,157],"performance":[10],"capabilities":[11],"of":[12,36,78],"automated":[13],"equipment":[15],"(ATE),":[16],"such":[17],"as":[18],"high-speed":[19],"signal":[20],"generation,":[21],"loopback":[22,123,150],"testing,":[23],"jitter":[24,155],"injection,":[25],"etc.":[26],"The":[27,63,137],"includes":[30],"core":[32,64],"logic":[33,65,110],"block":[34,66],"consisting":[35],"high-performance":[38],"FPGA.":[39],"It":[40],"is":[41,90],"designed":[42],"be":[44],"compatible":[45],"with":[46,144],"existing":[47],"ATE":[48],"infrastructure;":[49],"connecting":[50],"device":[53,59],"under":[54],"(DUT)":[56],"via":[57],"interface":[60],"board":[61],"(DIB).":[62],"controls":[67],"module's":[70],"functionality,":[71],"thereby":[72],"allowing":[73],"it":[74],"operate":[76],"independently":[77],"ATE.":[80],"Exploiting":[81],"recent":[82],"advances":[83],"in":[84],"FPGA":[85],"SerDes,":[86],"able":[91],"generate":[93,112,141],"very":[94],"high":[95,127],"(multi-GHz)":[96],"data":[97,114],"rates":[98,115],"at":[99],"relatively":[101],"low":[102],"cost.":[103],"In":[104],"this":[105],"we":[107],"demonstrate":[108],"multiplexing":[109],"higher":[113],"(up":[116],"10Gbps)":[118],"and":[119],"low-jitter":[121],"buffered":[122],"path":[124,151],"carry":[126],"speed":[128],"signals":[129,143],"from":[130],"DUT":[132],"back":[133],"DUT.":[136],"can":[140],"10Gbps":[142],"~32ps":[145],"(p-p)":[146,154],"jitter,":[147],"while":[148],"adds":[152],"~20ps":[153],"input":[158],"signal.":[159]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}