{"id":"https://openalex.org/W3152179426","doi":"https://doi.org/10.1109/date.2010.5457105","title":"A new quaternary FPGA based on a voltage-mode multi-valued circuit","display_name":"A new quaternary FPGA based on a voltage-mode multi-valued circuit","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W3152179426","doi":"https://doi.org/10.1109/date.2010.5457105","mag":"3152179426"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5457105","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457105","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059331235","display_name":"Cristiano Lazzari","orcid":null},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":true,"raw_author_name":"Cristiano Lazzari","raw_affiliation_strings":["INESC-ID, Lisboa, Portugal"],"affiliations":[{"raw_affiliation_string":"INESC-ID, Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002334825","display_name":"Paulo Flores","orcid":"https://orcid.org/0000-0003-2970-3589"},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]},{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Paulo Flores","raw_affiliation_strings":["INESC-ID / IST, Technical University of Lisbon, Lisboa, Portugal"],"affiliations":[{"raw_affiliation_string":"INESC-ID / IST, Technical University of Lisbon, Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I141596103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039448613","display_name":"Jos\u00e9 Monteiro","orcid":"https://orcid.org/0000-0003-0603-2268"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]},{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Jose Monteiro","raw_affiliation_strings":["INESC-ID / IST, Technical University of Lisbon, Lisboa, Portugal"],"affiliations":[{"raw_affiliation_string":"INESC-ID / IST, Technical University of Lisbon, Lisboa, Portugal","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I141596103"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062358729","display_name":"Luigi Carro","orcid":"https://orcid.org/0000-0002-7402-4780"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Luigi Carro","raw_affiliation_strings":["Institute of Informatics, UFRGS, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Institute of Informatics, UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5059331235"],"corresponding_institution_ids":["https://openalex.org/I121345201"],"apc_list":null,"apc_paid":null,"fwci":0.5773,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.74884564,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1797","last_page":"1802"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8695646524429321},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7100337147712708},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5929791927337646},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5103597044944763},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.49342718720436096},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4729345142841339},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4490075707435608},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.44202202558517456},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42788201570510864},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4277946949005127},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.27937614917755127},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2695152163505554},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2636731266975403},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07133880257606506}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8695646524429321},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7100337147712708},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5929791927337646},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5103597044944763},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.49342718720436096},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4729345142841339},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4490075707435608},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.44202202558517456},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42788201570510864},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4277946949005127},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.27937614917755127},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2695152163505554},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2636731266975403},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07133880257606506},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5457105","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457105","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8600000143051147,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1525148056","https://openalex.org/W1533253004","https://openalex.org/W1983242583","https://openalex.org/W2059202331","https://openalex.org/W2065122026","https://openalex.org/W2079255107","https://openalex.org/W2099181277","https://openalex.org/W2108368155","https://openalex.org/W2108880814","https://openalex.org/W2120550029","https://openalex.org/W2141248063","https://openalex.org/W2142152031","https://openalex.org/W2144149750","https://openalex.org/W2170988181","https://openalex.org/W4241806018","https://openalex.org/W6631432970","https://openalex.org/W6676056936"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W2300671402","https://openalex.org/W1485756991","https://openalex.org/W2376218453","https://openalex.org/W2984236338"],"abstract_inverted_index":{"FPGA":[0,67],"structures":[1],"are":[2,84],"widely":[3],"used":[4],"due":[5],"to":[6,16,53],"early":[7],"time-to-market":[8],"and":[9,32,92,94],"reduced":[10,86],"non-recurring":[11],"engineering":[12],"costs":[13],"in":[14,24,44,116],"comparison":[15],"ASIC":[17],"designs.":[18],"Interconnections":[19],"play":[20],"a":[21,51,65,71,101,107,120],"crucial":[22],"role":[23],"modern":[25],"FPGAs,":[26],"because":[27],"they":[28],"dominate":[29],"delay,":[30],"power":[31,124],"area.":[33],"Multiple-valued":[34],"logic":[35],"allows":[36],"the":[37,40,45,56,81,85,95,110,113],"reduction":[38,122],"of":[39,42,58,80,90,103,109,112],"number":[41,89],"signals":[43],"circuit,":[46],"hence":[47],"can":[48],"serve":[49],"as":[50,106],"mean":[52],"effectively":[54],"curtail":[55],"impact":[57],"interconnections.":[59],"In":[60],"this":[61],"work":[62],"we":[63],"propose":[64],"new":[66],"structure":[68],"based":[69],"on":[70,123],"low-power":[72],"quaternary":[73,114],"voltage-mode":[74],"device.":[75],"The":[76],"most":[77],"important":[78],"characteristics":[79],"proposed":[82],"architecture":[83],"fanout,":[87],"low":[88],"wires":[91],"switches,":[93],"small":[96,127],"wire":[97],"length.":[98],"We":[99],"use":[100],"set":[102],"FIR":[104],"filters":[105],"demonstrator":[108],"benefits":[111],"representation":[115],"FPGAs.":[117],"Results":[118],"show":[119],"significant":[121],"consumption":[125],"with":[126],"timing":[128],"penalties.":[129]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}