{"id":"https://openalex.org/W4231336389","doi":"https://doi.org/10.1109/date.2010.5457079","title":"Inversed Temperature Dependence aware clock skew scheduling for sequential circuits","display_name":"Inversed Temperature Dependence aware clock skew scheduling for sequential circuits","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W4231336389","doi":"https://doi.org/10.1109/date.2010.5457079"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5457079","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457079","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102461283","display_name":"Jieyi Long","orcid":null},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jieyi Long","raw_affiliation_strings":["Department of EECS, Northwestern University, Evanston, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of EECS, Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111716641","display_name":"Seda \u00d6\u01e7renci Memik","orcid":null},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Seda Ogrenci Memik","raw_affiliation_strings":["Department of EECS, Northwestern University, Evanston, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of EECS, Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5102461283"],"corresponding_institution_ids":["https://openalex.org/I111979921"],"apc_list":null,"apc_paid":null,"fwci":0.2497,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.63023995,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1657","last_page":"1660"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6886616945266724},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6749765276908875},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5985897183418274},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5281455516815186},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.47480762004852295},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.44348180294036865},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.44072407484054565},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.346468985080719},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20967614650726318},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2071213722229004},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15706360340118408},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.1523473858833313},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.13478222489356995},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12335464358329773},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07199504971504211}],"concepts":[{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6886616945266724},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6749765276908875},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5985897183418274},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5281455516815186},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.47480762004852295},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.44348180294036865},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.44072407484054565},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.346468985080719},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20967614650726318},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2071213722229004},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15706360340118408},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.1523473858833313},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.13478222489356995},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12335464358329773},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07199504971504211}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5457079","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457079","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6499999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4232019485","https://openalex.org/W2156857157","https://openalex.org/W2028052815","https://openalex.org/W2076413498","https://openalex.org/W2164834710","https://openalex.org/W2123512677","https://openalex.org/W4327499872","https://openalex.org/W2116259070","https://openalex.org/W2128528443","https://openalex.org/W2097706495"],"abstract_inverted_index":{"We":[0,34],"present":[1],"an":[2,50],"Inversed":[3],"Temperature":[4],"Dependence":[5],"(ITD)":[6],"aware":[7,38,55],"clock":[8,56],"skew":[9,57],"scheduling":[10,58],"framework.":[11],"Specifically,":[12],"we":[13,48],"demonstrate":[14],"how":[15],"our":[16,98],"framework":[17],"can":[18],"assist":[19],"dual-V":[20,60],"<inf":[21,61],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[22,62],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">th</inf>":[23,63],"assignment":[24],"in":[25,88],"preventing":[26],"timing":[27,86,103],"violations":[28,87],"arising":[29],"due":[30],"to":[31],"ITD":[32,37],"effect.":[33],"formulate":[35],"the":[36,75,89,101],"synthesis":[39],"problem":[40],"and":[41,59],"prove":[42],"that":[43,70],"it":[44],"is":[45],"NP-Hard.":[46],"Then,":[47],"propose":[49],"algorithm":[51],"for":[52,100],"synergistic":[53],"temperature":[54,91],"assignment.":[64],"Experiments":[65],"on":[66],"ISCAS89":[67],"benchmarks":[68],"reveal":[69],"several":[71],"circuits":[72,95],"synthesized":[73],"by":[74],"traditional":[76],"high-temperature":[77],"corner":[78],"based":[79],"flow":[80],"with":[81],"a":[82],"commercial":[83],"tool":[84],"exhibit":[85],"low":[90],"range":[92],"while":[93],"all":[94],"generated":[96],"using":[97],"methodology":[99],"same":[102],"constraints":[104],"have":[105],"guaranteed":[106],"timing.":[107]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}