{"id":"https://openalex.org/W4251074885","doi":"https://doi.org/10.1109/date.2010.5457071","title":"A method to remove deadlocks in Networks-on-Chips with Wormhole flow control","display_name":"A method to remove deadlocks in Networks-on-Chips with Wormhole flow control","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W4251074885","doi":"https://doi.org/10.1109/date.2010.5457071"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5457071","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457071","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://infoscience.epfl.ch/handle/20.500.14299/46624","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015409850","display_name":"Ciprian Seiculescu","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Ciprian Seiculescu","raw_affiliation_strings":["LSI-EPFL, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"LSI-EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077839627","display_name":"Srinivasan Murali","orcid":"https://orcid.org/0000-0002-4019-8272"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Srinivasan Murali","raw_affiliation_strings":["LSI-EPFL, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"LSI-EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["DEIS, University of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"DEIS, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072927296","display_name":"Giovanni De Micheli","orcid":"https://orcid.org/0000-0002-7827-3215"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giovanni De Micheli","raw_affiliation_strings":["LSI-EPFL, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"LSI-EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5015409850"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":4.6296,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.95351948,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1625","last_page":"1628"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9904999732971191,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10179","display_name":"Supercapacitor Materials and Fabrication","score":0.9897000193595886,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7862861752510071},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.7606006860733032},{"id":"https://openalex.org/keywords/wormhole","display_name":"Wormhole","score":0.7327109575271606},{"id":"https://openalex.org/keywords/deadlock","display_name":"Deadlock","score":0.706085741519928},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.6112112998962402},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5967416167259216},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.5239443778991699},{"id":"https://openalex.org/keywords/flow-control","display_name":"Flow control (data)","score":0.5045269727706909},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4700806438922882},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.45585426688194275},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.45472991466522217},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4535086154937744},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4434278905391693},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.4310559928417206},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4307442605495453},{"id":"https://openalex.org/keywords/deadlock-prevention-algorithms","display_name":"Deadlock prevention algorithms","score":0.42180556058883667},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.32635611295700073},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1415087878704071}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7862861752510071},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.7606006860733032},{"id":"https://openalex.org/C29013271","wikidata":"https://www.wikidata.org/wiki/Q7544","display_name":"Wormhole","level":2,"score":0.7327109575271606},{"id":"https://openalex.org/C159023740","wikidata":"https://www.wikidata.org/wiki/Q623276","display_name":"Deadlock","level":2,"score":0.706085741519928},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.6112112998962402},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5967416167259216},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5239443778991699},{"id":"https://openalex.org/C186766456","wikidata":"https://www.wikidata.org/wiki/Q612457","display_name":"Flow control (data)","level":2,"score":0.5045269727706909},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4700806438922882},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.45585426688194275},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.45472991466522217},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4535086154937744},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4434278905391693},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.4310559928417206},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4307442605495453},{"id":"https://openalex.org/C113429609","wikidata":"https://www.wikidata.org/wiki/Q4060699","display_name":"Deadlock prevention algorithms","level":3,"score":0.42180556058883667},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.32635611295700073},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1415087878704071},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/date.2010.5457071","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457071","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.tind.io:145916","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/46624","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference proceedings"}],"best_oa_location":{"id":"pmh:oai:infoscience.tind.io:145916","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/46624","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference proceedings"},"sustainable_development_goals":[{"score":0.7900000214576721,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W88846403","https://openalex.org/W1501077214","https://openalex.org/W1559789667","https://openalex.org/W2041552823","https://openalex.org/W2088512458","https://openalex.org/W2103621771","https://openalex.org/W2106665917","https://openalex.org/W2124552466","https://openalex.org/W2127430446","https://openalex.org/W2129307244","https://openalex.org/W2132249049","https://openalex.org/W2142127152","https://openalex.org/W2147915945","https://openalex.org/W2148323349","https://openalex.org/W2157189792","https://openalex.org/W2172239916","https://openalex.org/W4214490465","https://openalex.org/W4236302577","https://openalex.org/W4237126129","https://openalex.org/W6603615935","https://openalex.org/W6630005587","https://openalex.org/W6675746351","https://openalex.org/W6678338498","https://openalex.org/W6681156561"],"related_works":["https://openalex.org/W2050076411","https://openalex.org/W2001478969","https://openalex.org/W1542183432","https://openalex.org/W2360686363","https://openalex.org/W1900787600","https://openalex.org/W2136552483","https://openalex.org/W2166954426","https://openalex.org/W2117224408","https://openalex.org/W3137070212","https://openalex.org/W2379911191"],"abstract_inverted_index":{"Networks-on-Chip":[0],"(NoCs)":[1],"are":[2,46,109],"a":[3,64,72,85,122,133],"promising":[4],"interconnect":[5],"paradigm":[6],"to":[7,87,98,158],"address":[8,79],"the":[9,22,37,106,137,159],"communication":[10],"bottleneck":[11],"of":[12,68,115,124,139],"Systems-on-Chip":[13],"(SoCs).":[14],"Wormhole":[15],"flow":[16,50],"control":[17,51],"is":[18,71],"widely":[19],"used":[20],"as":[21,27],"transmission":[23],"protocol":[24],"in":[25,90,132,136],"NoCs,":[26],"it":[28],"offers":[29],"high":[30],"throughput":[31],"and":[32,43,52,83,102,105,145],"low":[33],"latency.":[34],"To":[35],"match":[36],"application":[38],"characteristics,":[39],"customized":[40],"irregular":[41,54],"topologies":[42],"routing":[44,103],"functions":[45],"used.":[47],"With":[48],"wormhole":[49],"custom":[53,69],"NoC":[55,100,146],"topologies,":[56],"deadlocks":[57,89,108],"can":[58,95],"occur":[59],"during":[60],"system":[61],"operation.":[62],"Ensuring":[63],"deadlock":[65,161],"free":[66],"operation":[67],"NoCs":[70],"major":[73],"challenge.":[74],"In":[75],"this":[76,80],"paper,":[77],"we":[78],"important":[81],"issue":[82],"present":[84],"method":[86,94,130],"remove":[88],"application-specific":[91],"NoCs.":[92],"Our":[93],"be":[96],"applied":[97],"any":[99],"topology":[101],"function,":[104],"potential":[107],"removed":[110],"by":[111],"adding":[112],"minimal":[113],"number":[114,138],"virtual":[116],"or":[117],"physical":[118],"channels.":[119],"Experiments":[120],"on":[121,143,154],"variety":[123],"realistic":[125],"benchmarks":[126],"show":[127],"that":[128],"our":[129],"results":[131],"large":[134],"reduction":[135,150],"resources":[140],"needed":[141],"(88%":[142],"average)":[144,155],"power":[147],"consumption,":[148],"area":[149,152],"(66%":[151],"savings":[153],"when":[156],"compared":[157],"state-of-the-art":[160],"removal":[162],"methods.":[163]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}