{"id":"https://openalex.org/W3143204097","doi":"https://doi.org/10.1109/date.2010.5457022","title":"Optimizing Data-Flow Graphs with min/max, adding and relational operations","display_name":"Optimizing Data-Flow Graphs with min/max, adding and relational operations","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W3143204097","doi":"https://doi.org/10.1109/date.2010.5457022","mag":"3143204097"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5457022","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457022","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113494552","display_name":"J. M. P\u00e9rez","orcid":null},"institutions":[{"id":"https://openalex.org/I13134134","display_name":"Universidad de Cantabria","ror":"https://ror.org/046ffzj20","country_code":"ES","type":"education","lineage":["https://openalex.org/I13134134"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"J Perez","raw_affiliation_strings":["GIM, TEISA, University of Cantabria, Santander, Spain"],"affiliations":[{"raw_affiliation_string":"GIM, TEISA, University of Cantabria, Santander, Spain","institution_ids":["https://openalex.org/I13134134"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101992779","display_name":"Pablo S\u00e1nchez","orcid":"https://orcid.org/0000-0001-7363-5814"},"institutions":[{"id":"https://openalex.org/I13134134","display_name":"Universidad de Cantabria","ror":"https://ror.org/046ffzj20","country_code":"ES","type":"education","lineage":["https://openalex.org/I13134134"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"P Sanchez","raw_affiliation_strings":["GIM, TEISA, University of Cantabria, Santander, Spain"],"affiliations":[{"raw_affiliation_string":"GIM, TEISA, University of Cantabria, Santander, Spain","institution_ids":["https://openalex.org/I13134134"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113682130","display_name":"V. Fern\u00e1ndez","orcid":null},"institutions":[{"id":"https://openalex.org/I13134134","display_name":"Universidad de Cantabria","ror":"https://ror.org/046ffzj20","country_code":"ES","type":"education","lineage":["https://openalex.org/I13134134"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"V Fernandez","raw_affiliation_strings":["GIM, TEISA, University of Cantabria, Santander, Spain"],"affiliations":[{"raw_affiliation_string":"GIM, TEISA, University of Cantabria, Santander, Spain","institution_ids":["https://openalex.org/I13134134"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5113494552"],"corresponding_institution_ids":["https://openalex.org/I13134134"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.36561627,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"26","issue":null,"first_page":"1361","last_page":"1364"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7688153982162476},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6587691307067871},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.6541334986686707},{"id":"https://openalex.org/keywords/control-flow-graph","display_name":"Control flow graph","score":0.6241138577461243},{"id":"https://openalex.org/keywords/data-flow-analysis","display_name":"Data-flow analysis","score":0.6038346290588379},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5843825936317444},{"id":"https://openalex.org/keywords/control-flow","display_name":"Control flow","score":0.5175803899765015},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5032994151115417},{"id":"https://openalex.org/keywords/subtraction","display_name":"Subtraction","score":0.4743179976940155},{"id":"https://openalex.org/keywords/algebraic-number","display_name":"Algebraic number","score":0.471985399723053},{"id":"https://openalex.org/keywords/relational-database","display_name":"Relational database","score":0.45947542786598206},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4523431360721588},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4498235583305359},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4424193501472473},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.41160574555397034},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3712281286716461},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.32781729102134705},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.184525728225708},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.18160513043403625},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13634046912193298},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1199384331703186}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7688153982162476},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6587691307067871},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.6541334986686707},{"id":"https://openalex.org/C27458966","wikidata":"https://www.wikidata.org/wiki/Q1187693","display_name":"Control flow graph","level":2,"score":0.6241138577461243},{"id":"https://openalex.org/C88468194","wikidata":"https://www.wikidata.org/wiki/Q1172416","display_name":"Data-flow analysis","level":3,"score":0.6038346290588379},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5843825936317444},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.5175803899765015},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5032994151115417},{"id":"https://openalex.org/C68060419","wikidata":"https://www.wikidata.org/wiki/Q40754","display_name":"Subtraction","level":2,"score":0.4743179976940155},{"id":"https://openalex.org/C9376300","wikidata":"https://www.wikidata.org/wiki/Q168817","display_name":"Algebraic number","level":2,"score":0.471985399723053},{"id":"https://openalex.org/C5655090","wikidata":"https://www.wikidata.org/wiki/Q192588","display_name":"Relational database","level":2,"score":0.45947542786598206},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4523431360721588},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4498235583305359},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4424193501472473},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.41160574555397034},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3712281286716461},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.32781729102134705},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.184525728225708},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.18160513043403625},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13634046912193298},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1199384331703186},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5457022","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5457022","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W101784831","https://openalex.org/W1543657314","https://openalex.org/W1577039630","https://openalex.org/W2029907400","https://openalex.org/W2058689065","https://openalex.org/W2071901190","https://openalex.org/W2097943987","https://openalex.org/W2105981265","https://openalex.org/W2106559860","https://openalex.org/W2114067856","https://openalex.org/W2135040510","https://openalex.org/W2482246557","https://openalex.org/W2488097972","https://openalex.org/W3147383916","https://openalex.org/W3152040542","https://openalex.org/W6604156280","https://openalex.org/W6632496577","https://openalex.org/W6634306564","https://openalex.org/W6658150467","https://openalex.org/W6665180117","https://openalex.org/W6668250274","https://openalex.org/W6677084613"],"related_works":["https://openalex.org/W1999711970","https://openalex.org/W2166895275","https://openalex.org/W2998775986","https://openalex.org/W2151163382","https://openalex.org/W1549956274","https://openalex.org/W1484884871","https://openalex.org/W2052160877","https://openalex.org/W94523631","https://openalex.org/W3157379933","https://openalex.org/W1528221867"],"abstract_inverted_index":{"During":[0],"Electronic":[1],"System-Level":[2],"(ESL)":[3],"design,":[4],"High-Level":[5],"Synthesis":[6],"(HLS)":[7],"tools":[8,89],"normally":[9],"translate":[10],"the":[11,32,37,84,108],"system":[12],"description":[13],"to":[14,30,101],"a":[15,80],"Control/Data":[16],"Flow":[17],"Graph.":[18],"At":[19],"this":[20],"level,":[21],"several":[22,114],"transformations":[23,42,64],"are":[24,51,98],"performed":[25],"as":[26,28],"early":[27],"possible":[29],"reduce":[31],"number":[33,85],"and":[34,72,90,94,120],"complexity":[35],"of":[36,86,107,116],"data":[38],"operations.":[39,75,87],"These":[40],"preliminary":[41,63],"(for":[43],"example,":[44],"common":[45],"sub-expression":[46],"elimination,":[47],"constant":[48],"propagation,":[49],"etc)":[50],"typically":[52],"applied":[53],"in":[54,83],"algebraic":[55],"expressions":[56],"with":[57,69,113],"arithmetic":[58,73],"operators.":[59],"This":[60],"paper":[61],"presents":[62],"that":[65],"optimize":[66],"Data-Flow":[67],"Graphs":[68],"relational,":[70],"maximum/minimum":[71],"(addition/subtraction)":[74],"The":[76,105],"proposed":[77],"techniques":[78,109],"produce":[79],"significant":[81],"reduction":[82],"HLS":[88],"even":[91],"software":[92],"compilers":[93],"symbolic":[95],"algebra":[96],"packages":[97],"not":[99],"able":[100],"generate":[102],"similar":[103],"results.":[104],"efficiency":[106],"has":[110],"been":[111],"evaluated":[112],"modules":[115],"real":[117],"telecommunications":[118],"standards":[119],"their":[121],"HW":[122],"implementations":[123],"show":[124],"important":[125],"area":[126],"reductions":[127],"and,":[128],"sometimes,":[129],"low":[130],"impact":[131],"on":[132],"latency":[133],"or":[134],"critical":[135],"path.":[136]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}