{"id":"https://openalex.org/W4234355399","doi":"https://doi.org/10.1109/date.2010.5456956","title":"Clock skew scheduling for soft-error-tolerant sequential circuits","display_name":"Clock skew scheduling for soft-error-tolerant sequential circuits","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W4234355399","doi":"https://doi.org/10.1109/date.2010.5456956"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5456956","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5456956","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109999808","display_name":"Kai\u2013Chiang Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Kai-Chiang Wu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Carnegie Mellon University, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Carnegie Mellon University, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065985595","display_name":"Diana Marculescu","orcid":"https://orcid.org/0000-0002-5734-4221"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Diana Marculescu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Carnegie Mellon University, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Carnegie Mellon University, USA","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5109999808"],"corresponding_institution_ids":["https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.41771884,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"717","last_page":"722"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.8150221109390259},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.7700610756874084},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7058897614479065},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5768427848815918},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5217969417572021},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.5104457139968872},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5038432478904724},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.44844916462898254},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.41626426577568054},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3867967128753662},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.37717634439468384},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.31262677907943726},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2996765375137329},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.22668498754501343},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17968147993087769},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11458304524421692},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11457329988479614}],"concepts":[{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.8150221109390259},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.7700610756874084},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7058897614479065},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5768427848815918},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5217969417572021},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.5104457139968872},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5038432478904724},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.44844916462898254},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.41626426577568054},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3867967128753662},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.37717634439468384},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.31262677907943726},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2996765375137329},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.22668498754501343},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17968147993087769},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11458304524421692},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11457329988479614},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5456956","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5456956","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1999638666","https://openalex.org/W2011778848","https://openalex.org/W2071068906","https://openalex.org/W2097385122","https://openalex.org/W2104122494","https://openalex.org/W2105460788","https://openalex.org/W2122280482","https://openalex.org/W2127892766","https://openalex.org/W2152652532","https://openalex.org/W2155275285","https://openalex.org/W2161033118","https://openalex.org/W2162465831","https://openalex.org/W2162817459","https://openalex.org/W2169213530","https://openalex.org/W3144849580","https://openalex.org/W4230191437","https://openalex.org/W6668140606","https://openalex.org/W6678403545"],"related_works":["https://openalex.org/W2164834710","https://openalex.org/W4232019485","https://openalex.org/W2028052815","https://openalex.org/W2128528443","https://openalex.org/W2011677428","https://openalex.org/W4327499872","https://openalex.org/W2123512677","https://openalex.org/W2163318442","https://openalex.org/W2116259070","https://openalex.org/W2066822161"],"abstract_inverted_index":{"Soft":[0],"errors":[1,72],"have":[2],"been":[3],"a":[4,17,85,114],"critical":[5],"reliability":[6],"concern":[7],"in":[8,13,108],"nanoscale":[9],"integrated":[10],"circuits,":[11],"especially":[12],"sequential":[14,49,76],"circuits":[15,77],"where":[16],"latched":[18,67,71],"error":[19,46,111],"can":[20,93,119],"be":[21,94,120],"propagated":[22],"for":[23,42,113],"multiple":[24],"clock":[25,53],"cycles":[26],"and":[27,68],"affect":[28],"more":[29,33],"than":[30,34],"one":[31],"output,":[32],"once.":[35],"This":[36],"paper":[37],"presents":[38],"an":[39],"analytical":[40],"methodology":[41,81],"enhancing":[43],"the":[44,60,109],"soft":[45,110],"tolerance":[47],"of":[48,62,117],"circuits.":[50],"By":[51],"using":[52],"skew":[54],"scheduling,":[55],"we":[56],"propose":[57],"to":[58],"minimize":[59],"probability":[61],"unwanted":[63],"transient":[64],"pulses":[65],"being":[66],"also":[69],"prevent":[70],"from":[73],"propagating":[74],"through":[75],"repeatedly.":[78],"The":[79],"overall":[80],"is":[82],"formulated":[83],"as":[84],"piecewise":[86],"linear":[87,100],"programming":[88,101],"problem":[89],"whose":[90],"optimal":[91],"solution":[92],"found":[95],"by":[96],"existing":[97],"mixed":[98],"integer":[99],"solvers.":[102],"Experiments":[103],"reveal":[104],"that":[105],"30-40%":[106],"reduction":[107],"rate":[112],"wide":[115],"range":[116],"benchmarks":[118],"achieved.":[121]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}