{"id":"https://openalex.org/W4229781124","doi":"https://doi.org/10.1109/date.2010.5456955","title":"An adaptive code rate EDAC scheme for random access memory","display_name":"An adaptive code rate EDAC scheme for random access memory","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W4229781124","doi":"https://doi.org/10.1109/date.2010.5456955"},"language":"en","primary_location":{"id":"doi:10.1109/date.2010.5456955","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5456955","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100757468","display_name":"Ching\u2010Yi Chen","orcid":"https://orcid.org/0000-0001-6103-9468"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Ching-Yi Chen","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075548524","display_name":"Cheng\u2010Wen Wu","orcid":"https://orcid.org/0000-0001-8614-7908"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Wen Wu","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100757468"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":0.5773,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.74901384,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"735","last_page":"740"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7980040311813354},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.7278677821159363},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6207913160324097},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.5882771611213684},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.5326347351074219},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5208740234375},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5197246074676514},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4604604244232178},{"id":"https://openalex.org/keywords/dimension","display_name":"Dimension (graph theory)","score":0.4581834375858307},{"id":"https://openalex.org/keywords/random-access","display_name":"Random access","score":0.4488074779510498},{"id":"https://openalex.org/keywords/word-error-rate","display_name":"Word error rate","score":0.429429829120636},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.31982800364494324},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.25828561186790466},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2576485276222229},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13120222091674805},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.1205010712146759},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09089052677154541},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08812355995178223},{"id":"https://openalex.org/keywords/speech-recognition","display_name":"Speech recognition","score":0.08734020590782166},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07699897885322571}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7980040311813354},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.7278677821159363},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6207913160324097},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.5882771611213684},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5326347351074219},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5208740234375},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5197246074676514},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4604604244232178},{"id":"https://openalex.org/C33676613","wikidata":"https://www.wikidata.org/wiki/Q13415176","display_name":"Dimension (graph theory)","level":2,"score":0.4581834375858307},{"id":"https://openalex.org/C101722063","wikidata":"https://www.wikidata.org/wiki/Q218825","display_name":"Random access","level":2,"score":0.4488074779510498},{"id":"https://openalex.org/C40969351","wikidata":"https://www.wikidata.org/wiki/Q3516228","display_name":"Word error rate","level":2,"score":0.429429829120636},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31982800364494324},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.25828561186790466},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2576485276222229},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13120222091674805},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.1205010712146759},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09089052677154541},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08812355995178223},{"id":"https://openalex.org/C28490314","wikidata":"https://www.wikidata.org/wiki/Q189436","display_name":"Speech recognition","level":1,"score":0.08734020590782166},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07699897885322571},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2010.5456955","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2010.5456955","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.550000011920929,"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1570344249","https://openalex.org/W1980073965","https://openalex.org/W2016987050","https://openalex.org/W2021708499","https://openalex.org/W2083774980","https://openalex.org/W2096568519","https://openalex.org/W2099569658","https://openalex.org/W2103879481","https://openalex.org/W2112333201","https://openalex.org/W2149750542","https://openalex.org/W2150797972","https://openalex.org/W2159448301","https://openalex.org/W2165337009","https://openalex.org/W2169254475"],"related_works":["https://openalex.org/W3133183159","https://openalex.org/W4283025278","https://openalex.org/W4297872561","https://openalex.org/W2110991008","https://openalex.org/W2000201823","https://openalex.org/W2061536619","https://openalex.org/W2149051075","https://openalex.org/W2394408226","https://openalex.org/W2141072664","https://openalex.org/W168676510"],"abstract_inverted_index":{"As":[0],"the":[1,7,36,51,78],"VLSI":[2],"technology":[3],"scaling":[4],"continues":[5],"and":[6,15,31,42],"device":[8],"dimension":[9],"keeps":[10],"shrinking,":[11],"memories":[12,71],"are":[13,46],"more":[14,16,82],"sensitive":[17],"to":[18],"soft":[19,54],"errors.":[20,55],"Memory":[21],"cores":[22],"usually":[23],"occupy":[24],"a":[25,59,74,86],"large":[26],"portion":[27],"of":[28],"an":[29],"SOC":[30],"have":[32],"significant":[33],"impact":[34],"on":[35],"chip":[37],"reliability.":[38],"Therefore":[39],"error":[40,83],"detection":[41],"correction":[43],"(EDAC)":[44],"techniques":[45],"commonly":[47],"used":[48],"for":[49,68],"protecting":[50],"system":[52],"against":[53],"This":[56],"paper":[57],"presents":[58],"novel":[60],"EDAC":[61,88],"scheme,":[62],"which":[63],"provides":[64],"adaptive":[65],"code":[66],"rate":[67],"random":[69],"access":[70],"(RAMs).":[72],"Under":[73],"certain":[75],"reliability":[76],"restriction,":[77],"proposed":[79],"design":[80],"allows":[81],"bits":[84],"than":[85],"conventional":[87],"design.":[89]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}