{"id":"https://openalex.org/W3148719811","doi":"https://doi.org/10.1109/date.2009.5090766","title":"A monitor interconnect and support subsystem for multicore processors","display_name":"A monitor interconnect and support subsystem for multicore processors","publication_year":2009,"publication_date":"2009-04-01","ids":{"openalex":"https://openalex.org/W3148719811","doi":"https://doi.org/10.1109/date.2009.5090766","mag":"3148719811"},"language":"en","primary_location":{"id":"doi:10.1109/date.2009.5090766","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090766","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071580084","display_name":"S. Madduri","orcid":null},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Madduri","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016028914","display_name":"Ramakrishna Vadlamani","orcid":null},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Vadlamani","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033415719","display_name":"Wayne Burleson","orcid":"https://orcid.org/0000-0002-7068-4351"},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W. Burleson","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012168703","display_name":"Russell Tessier","orcid":"https://orcid.org/0000-0003-0591-7566"},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Tessier","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24603500"],"apc_list":null,"apc_paid":null,"fwci":4.7197,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.95377155,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"761","last_page":"766"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.8130396008491516},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.761094331741333},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6924419403076172},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6799858808517456},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.655471682548523},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.5510637164115906},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.47198301553726196},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4569055140018463},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.419760137796402},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.391631543636322},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3277389109134674},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19757962226867676},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.16672149300575256},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13415786623954773},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13252490758895874},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08839583396911621},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07029637694358826}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.8130396008491516},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.761094331741333},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6924419403076172},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6799858808517456},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.655471682548523},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.5510637164115906},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.47198301553726196},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4569055140018463},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.419760137796402},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.391631543636322},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3277389109134674},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19757962226867676},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.16672149300575256},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13415786623954773},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13252490758895874},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08839583396911621},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07029637694358826}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/date.2009.5090766","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2009.5090766","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"},{"id":"pmh:oai:scholarworks.umass.edu:ece_faculty_pubs-1115","is_oa":false,"landing_page_url":"https://scholarworks.umass.edu/ece_faculty_pubs/116","pdf_url":null,"source":{"id":"https://openalex.org/S4306402057","display_name":"Scholarworks (University of Massachusetts Amherst)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I24603500","host_organization_name":"University of Massachusetts Amherst","host_organization_lineage":["https://openalex.org/I24603500"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Electrical and Computer Engineering Faculty Publication Series","raw_type":"text"},{"id":"pmh:oai:scholarworks.umass.edu:20.500.14394/20848","is_oa":false,"landing_page_url":"https://hdl.handle.net/20.500.14394/20848","pdf_url":null,"source":{"id":"https://openalex.org/S4306402240","display_name":"ScholarWorks@UMassAmherst (University of Massachusetts Amherst)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I24603500","host_organization_name":"University of Massachusetts Amherst","host_organization_lineage":["https://openalex.org/I24603500"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"published","raw_type":"article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1513716704","https://openalex.org/W2011803887","https://openalex.org/W2089155985","https://openalex.org/W2094477153","https://openalex.org/W2101815940","https://openalex.org/W2105860728","https://openalex.org/W2116295078","https://openalex.org/W2126495708","https://openalex.org/W2127664190","https://openalex.org/W2152099665","https://openalex.org/W2152165066","https://openalex.org/W2178304631"],"related_works":["https://openalex.org/W2154351074","https://openalex.org/W2151223307","https://openalex.org/W2023400509","https://openalex.org/W2332054630","https://openalex.org/W2590100594","https://openalex.org/W2154169726","https://openalex.org/W2898122376","https://openalex.org/W1987176048","https://openalex.org/W2293773707","https://openalex.org/W1968331620"],"abstract_inverted_index":{"In":[0,15],"many":[1],"current":[2],"SoCs,":[3],"the":[4,24,85,97],"architectural":[5,20],"interface":[6],"to":[7,83],"on-chip":[8,43],"monitors":[9,32],"is":[10,33,41,60,77],"ad":[11],"hoc":[12],"and":[13,70,87,105,109],"inefficient.":[14],"this":[16,39],"paper,":[17],"a":[18,27,63,71,80],"new":[19,98],"approach":[21,40],"which":[22],"advocates":[23],"use":[25],"of":[26,38,56,89,103],"separate":[28],"low-overhead":[29,99],"subsystem":[30,100],"for":[31,47,62],"described.":[34],"A":[35],"key":[36],"aspect":[37],"an":[42,68],"interconnect":[44,59,69],"specifically":[45],"designed":[46],"monitor":[48,58,75],"data":[49],"with":[50],"different":[51],"priority":[52],"levels.":[53],"The":[54],"efficiency":[55],"our":[57],"assessed":[61],"multicore":[64,91],"system":[65],"using":[66],"both":[67],"system-level":[72],"simulator.":[73],"Collected":[74],"information":[76],"used":[78],"by":[79],"dedicated":[81],"processor":[82],"control":[84],"frequency":[86,110],"voltage":[88,108],"individual":[90],"processors.":[92],"Experimental":[93],"results":[94],"show":[95],"that":[96],"facilitates":[101],"employment":[102],"thermal":[104],"delay-aware":[106],"dynamic":[107],"scaling.":[111]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":5}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}