{"id":"https://openalex.org/W4241382821","doi":"https://doi.org/10.1109/date.2008.4484770","title":"Harnessing Horizontal Parallelism and Vertical Instruction Packing of Programs to Improve System Overall Efficiency","display_name":"Harnessing Horizontal Parallelism and Vertical Instruction Packing of Programs to Improve System Overall Efficiency","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W4241382821","doi":"https://doi.org/10.1109/date.2008.4484770"},"language":"en","primary_location":{"id":"doi:10.1109/date.2008.4484770","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484770","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045445273","display_name":"Hai Lin","orcid":"https://orcid.org/0000-0002-5242-2366"},"institutions":[{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hai Lin","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Connecticut, Storrs, CT, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Connecticut, Storrs, CT, USA","institution_ids":["https://openalex.org/I140172145"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083131515","display_name":"Yunsi Fei","orcid":"https://orcid.org/0000-0002-9930-0868"},"institutions":[{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yunsi Fei","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Connecticut, Storrs, CT, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Connecticut, Storrs, CT, USA","institution_ids":["https://openalex.org/I140172145"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5045445273"],"corresponding_institution_ids":["https://openalex.org/I140172145"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.44335938,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"758","last_page":"763"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9654358625411987},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8840373754501343},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.6653640270233154},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.6107164621353149},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.60330730676651},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5557754635810852},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.5070576667785645},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.48239195346832275},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.4717719554901123},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.46395012736320496},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.46312034130096436},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.4469781517982483},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4457481801509857},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4379796087741852},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3562248945236206},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2842683792114258},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.14912444353103638},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07320111989974976}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9654358625411987},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8840373754501343},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.6653640270233154},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.6107164621353149},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.60330730676651},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5557754635810852},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.5070576667785645},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.48239195346832275},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.4717719554901123},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.46395012736320496},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.46312034130096436},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.4469781517982483},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4457481801509857},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4379796087741852},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3562248945236206},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2842683792114258},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.14912444353103638},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07320111989974976},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2008.4484770","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2008.4484770","pdf_url":null,"source":{"id":"https://openalex.org/S4363607582","display_name":"2008 Design, Automation and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Design, Automation and Test in Europe","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7300000190734863,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1499323045","https://openalex.org/W1881127524","https://openalex.org/W2135674829","https://openalex.org/W3146957644","https://openalex.org/W4230674653","https://openalex.org/W4238293702","https://openalex.org/W4239583065","https://openalex.org/W4250012106","https://openalex.org/W4251099593","https://openalex.org/W4253906885","https://openalex.org/W4255408358","https://openalex.org/W6680040083","https://openalex.org/W6680599469"],"related_works":["https://openalex.org/W2611818882","https://openalex.org/W2562747857","https://openalex.org/W2126395326","https://openalex.org/W4250432526","https://openalex.org/W2101536355","https://openalex.org/W2148099609","https://openalex.org/W3081116756","https://openalex.org/W1995794264","https://openalex.org/W4241382821","https://openalex.org/W2071053528"],"abstract_inverted_index":{"Multi-issue":[0],"processors":[1,33],"can":[2],"exploit":[3],"the":[4,13,19,24,48,69,104,124,130,135,144,153],"instruction":[5,49,83,90,106,110,146],"level":[6],"parallelism":[7,107],"(ILP)":[8],"of":[9,27,79],"programs":[10,28,113],"to":[11,17,46,57,65,102,114],"improve":[12,115],"performance":[14,26,131],"greatly.":[15],"How":[16],"reduce":[18],"energy":[20,140,155],"consumption":[21,156],"while":[22],"maintaining":[23],"high":[25,139],"running":[29],"on":[30],"multi-":[31],"issue":[32],"remains":[34],"a":[35,43,158],"challenging":[36],"problem.":[37],"In":[38],"this":[39],"paper,":[40],"we":[41],"propose":[42],"novel":[44],"approach":[45],"apply":[47],"register":[50],"file":[51],"(IRF)":[52],"technique":[53,148],"from":[54],"single-issue":[55],"processor":[56,126],"VLIW":[58,82,97,136,160],"architecture.":[59],"Frequently":[60],"executed":[61],"instructions":[62],"are":[63],"selected":[64],"be":[66],"placed":[67],"in":[68,75,152],"on-chip":[70],"IRF":[71],"for":[72,112,157],"fast":[73],"access":[74],"program":[76],"execution.":[77],"Violation":[78],"synchronization":[80],"among":[81],"slots":[84],"is":[85,99],"avoided":[86],"by":[87,134,143],"introducing":[88],"new":[89],"formats":[91],"and":[92,108,138],"microarchitectural":[93],"support.":[94],"The":[95],"enhanced":[96],"architecture":[98,127,137,161],"thus":[100],"able":[101],"orchestrate":[103],"horizontal":[105],"vertical":[109],"packing":[111,147],"system":[116],"overall":[117],"efficiency.":[118],"Our":[119],"experimental":[120],"results":[121],"show":[122],"that":[123],"proposed":[125],"achieves":[128],"both":[129],"advantage":[132],"provided":[133,142],"efficiency":[141],"IRF-based":[145],"(e.g.,":[149],"71.1%":[150],"reduction":[151],"fetch":[154],"4-way":[159],"with":[162],"8-entry":[163],"IRFs).":[164]},"counts_by_year":[{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}