{"id":"https://openalex.org/W4243654916","doi":"https://doi.org/10.1109/date.2004.1268915","title":"System design for DSP applications using the MASIC methodology","display_name":"System design for DSP applications using the MASIC methodology","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W4243654916","doi":"https://doi.org/10.1109/date.2004.1268915"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1268915","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268915","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012159494","display_name":"A.K. Deb","orcid":null},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":true,"raw_author_name":"A.K. Deb","raw_affiliation_strings":["Department of Microelectronics and Information Technology, Royal Institute of Technology, Kista, Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Microelectronics and Information Technology, Royal Institute of Technology, Kista, Sweden","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024363692","display_name":"A. Jantsch","orcid":null},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"A. Jantsch","raw_affiliation_strings":["Department of Microelectronics and Information Technology, Royal Institute of Technology, Kista, Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Microelectronics and Information Technology, Royal Institute of Technology, Kista, Sweden","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011056972","display_name":"J. Oberg","orcid":null},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"J. Oberg","raw_affiliation_strings":["Department of Microelectronics and Information Technology, Royal Institute of Technology, Kista, Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Microelectronics and Information Technology, Royal Institute of Technology, Kista, Sweden","institution_ids":["https://openalex.org/I86987016"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5012159494"],"corresponding_institution_ids":["https://openalex.org/I86987016"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.34428086,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"74","issue":null,"first_page":"630","last_page":"635"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7999586462974548},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.6738013029098511},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.6384496688842773},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6269270777702332},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6145643591880798},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5419074892997742},{"id":"https://openalex.org/keywords/abstraction-layer","display_name":"Abstraction layer","score":0.5057852268218994},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.48457062244415283},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.449984073638916},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43633797764778137},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.43427103757858276},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4257619082927704},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.42525580525398254},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.37302321195602417},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.22658488154411316},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.19421496987342834},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.13949915766716003},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10786160826683044}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7999586462974548},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.6738013029098511},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.6384496688842773},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6269270777702332},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6145643591880798},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5419074892997742},{"id":"https://openalex.org/C147358964","wikidata":"https://www.wikidata.org/wiki/Q1200992","display_name":"Abstraction layer","level":3,"score":0.5057852268218994},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.48457062244415283},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.449984073638916},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43633797764778137},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.43427103757858276},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4257619082927704},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.42525580525398254},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.37302321195602417},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.22658488154411316},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.19421496987342834},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.13949915766716003},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10786160826683044},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2004.1268915","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268915","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.47999998927116394}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W129392720","https://openalex.org/W184791665","https://openalex.org/W1491178396","https://openalex.org/W1597755753","https://openalex.org/W2027657928","https://openalex.org/W2091528902","https://openalex.org/W2098093226","https://openalex.org/W2104922219","https://openalex.org/W2109821573","https://openalex.org/W2109957573","https://openalex.org/W2116493640","https://openalex.org/W2119677480","https://openalex.org/W2120277802","https://openalex.org/W2120431055","https://openalex.org/W2130484824","https://openalex.org/W2151415616","https://openalex.org/W2154001469","https://openalex.org/W2170077922","https://openalex.org/W4229941096","https://openalex.org/W4253643836","https://openalex.org/W6605256877","https://openalex.org/W6607564503","https://openalex.org/W6635964534"],"related_works":["https://openalex.org/W4230718388","https://openalex.org/W2002682434","https://openalex.org/W4240280328","https://openalex.org/W2166219277","https://openalex.org/W2533063779","https://openalex.org/W1567432572","https://openalex.org/W2126751824","https://openalex.org/W2140311261","https://openalex.org/W2146527276","https://openalex.org/W2133408453"],"abstract_inverted_index":{"Expensive":[0],"top-down":[1,37],"iterations":[2],"are":[3,67],"often":[4],"required":[5],"in":[6,23],"the":[7,24,30,36,51,56,79,90,95,99,112],"design":[8,25],"cycle":[9],"of":[10,21,101],"complex":[11],"DSP":[12],"systems.":[13],"In":[14],"this":[15],"paper,":[16],"we":[17],"introduce":[18],"two":[19],"levels":[20],"abstraction":[22],"flow":[26],"by":[27,69],"systematically":[28],"categorizing":[29],"architectural":[31,52],"decisions.":[32],"As":[33],"a":[34,45,70,86],"result,":[35],"iteration":[38],"loop":[39],"is":[40,76],"broken.":[41],"We":[42],"also":[43],"present":[44],"technique":[46],"to":[47,94],"capture":[48],"and":[49,62,103,106],"inject":[50],"decisions":[53],"such":[54],"that":[55],"system":[57],"models":[58],"can":[59],"be":[60],"created":[61],"simulated":[63],"efficiently.":[64],"The":[65],"concepts":[66],"illustrated":[68],"realistic":[71],"speech":[72],"processing":[73],"example,":[74],"which":[75],"implemented":[77],"using":[78],"AMBA":[80],"on-chip":[81],"architecture.":[82],"Our":[83],"methodology":[84],"offers":[85],"smooth":[87],"path":[88],"from":[89],"functional":[91],"modeling":[92],"phase":[93],"implementation":[96],"level,":[97],"facilitates":[98],"reuse":[100],"HW":[102],"SW":[104],"components,":[105],"enjoys":[107],"existing":[108],"tool":[109],"support":[110],"at":[111],"backend.":[113]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}