{"id":"https://openalex.org/W4235262867","doi":"https://doi.org/10.1109/date.2004.1268874","title":"A system level exploration platform and methodology for network applications based on configurable processors","display_name":"A system level exploration platform and methodology for network applications based on configurable processors","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W4235262867","doi":"https://doi.org/10.1109/date.2004.1268874"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1268874","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268874","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070266698","display_name":"D. Quinn","orcid":null},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"D. Quinn","raw_affiliation_strings":["\u00c9cole Polytechnique de Montr\u00e9al, QUE, Canada"],"affiliations":[{"raw_affiliation_string":"\u00c9cole Polytechnique de Montr\u00e9al, QUE, Canada","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001564646","display_name":"B. Lavigueur","orcid":null},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"B. Lavigueur","raw_affiliation_strings":["\u00c9cole Polytechnique de Montr\u00e9al, QUE, Canada"],"affiliations":[{"raw_affiliation_string":"\u00c9cole Polytechnique de Montr\u00e9al, QUE, Canada","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076930589","display_name":"G. Bois","orcid":null},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"G. Bois","raw_affiliation_strings":["\u00c9cole Polytechnique de Montr\u00e9al, QUE, Canada"],"affiliations":[{"raw_affiliation_string":"\u00c9cole Polytechnique de Montr\u00e9al, QUE, Canada","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052048083","display_name":"M. Aboulhamid","orcid":null},"institutions":[{"id":"https://openalex.org/I70931966","display_name":"Universit\u00e9 de Montr\u00e9al","ror":"https://ror.org/0161xgx34","country_code":"CA","type":"education","lineage":["https://openalex.org/I70931966"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. Aboulhamid","raw_affiliation_strings":["Universit\u00e9 de Montreal, QUE, Canada"],"affiliations":[{"raw_affiliation_string":"Universit\u00e9 de Montreal, QUE, Canada","institution_ids":["https://openalex.org/I70931966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5070266698"],"corresponding_institution_ids":["https://openalex.org/I45683168"],"apc_list":null,"apc_paid":null,"fwci":1.4149,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.84102983,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"364","last_page":"369"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.781990647315979},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.652309775352478},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.522068440914154},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4927103817462921},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.448137104511261},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.42337676882743835},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16787829995155334},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09248661994934082}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.781990647315979},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.652309775352478},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.522068440914154},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4927103817462921},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.448137104511261},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.42337676882743835},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16787829995155334},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09248661994934082},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/date.2004.1268874","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268874","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.polymtl.ca:24706","is_oa":false,"landing_page_url":"https://publications.polymtl.ca/24706/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401013","display_name":"PolyPublie (\u00c9cole Polytechnique de Montr\u00e9al)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45683168","host_organization_name":"Polytechnique Montr\u00e9al","host_organization_lineage":["https://openalex.org/I45683168"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Communication de conf\u00e9rence"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4399999976158142,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1966124941","https://openalex.org/W2010365467","https://openalex.org/W2073906129","https://openalex.org/W2122593349","https://openalex.org/W2151743862","https://openalex.org/W2171697422"],"related_works":["https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W1974983535","https://openalex.org/W2122593349","https://openalex.org/W2117274229"],"abstract_inverted_index":{"A":[0],"recent":[1],"practice":[2],"in":[3],"the":[4,10,33,42,65,80],"development":[5],"of":[6,12,67],"programmable":[7],"SoC":[8],"is":[9],"integration":[11],"configurable":[13,46],"processors,":[14],"since":[15],"they":[16],"offer":[17],"an":[18,30,51,68],"interesting":[19,52,89],"compromise":[20],"between":[21],"purely":[22],"software":[23],"and":[24],"hardware":[25],"solutions.":[26],"This":[27],"paper":[28,78],"proposes":[29],"adjustment":[31],"to":[32,37,49],"current":[34],"codesign":[35],"approach":[36],"integrate":[38],"this":[39,77],"opportunity":[40],"at":[41],"partitioning":[43],"level.":[44],"Since":[45],"processors":[47],"seem":[48],"be":[50],"option":[53],"for":[54,71,82,87],"NPU":[55],"designs,":[56],"we":[57],"integrated":[58],"into":[59],"a":[60],"system":[61],"level":[62],"exploration":[63],"platform":[64],"support":[66],"Xtensa":[69],"processor":[70],"more":[72],"investigation.":[73],"As":[74],"case":[75],"studies,":[76],"illustrates":[79],"methodology":[81],"two":[83],"realistic":[84],"network-processing":[85],"applications,":[86],"which":[88],"performances":[90],"are":[91],"obtained.":[92]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}