{"id":"https://openalex.org/W4256285349","doi":"https://doi.org/10.1109/date.2004.1268843","title":"Cost-efficient block verification for a UMTS up-link chip-rate coprocessor","display_name":"Cost-efficient block verification for a UMTS up-link chip-rate coprocessor","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W4256285349","doi":"https://doi.org/10.1109/date.2004.1268843"},"language":"en","primary_location":{"id":"doi:10.1109/date.2004.1268843","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268843","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007106277","display_name":"K. Winkelmann","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"K. Winkelmann","raw_affiliation_strings":["Infineon Technologies, Germany"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068885031","display_name":"H.-J. Trylus","orcid":null},"institutions":[{"id":"https://openalex.org/I1325886976","display_name":"Siemens (Germany)","ror":"https://ror.org/059mq0909","country_code":"DE","type":"company","lineage":["https://openalex.org/I1325886976"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"H.-J. Trylus","raw_affiliation_strings":["Siemens AG, Germany"],"affiliations":[{"raw_affiliation_string":"Siemens AG, Germany","institution_ids":["https://openalex.org/I1325886976"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047920654","display_name":"Dominik Stoffel","orcid":"https://orcid.org/0000-0002-8180-9738"},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"D. Stoffel","raw_affiliation_strings":["Kaiserslautern University, Germany"],"affiliations":[{"raw_affiliation_string":"Kaiserslautern University, Germany","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008766097","display_name":"G\u00f6rschwin Fey","orcid":"https://orcid.org/0000-0001-6433-6265"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"G. Fey","raw_affiliation_strings":["Bremen University, Germany"],"affiliations":[{"raw_affiliation_string":"Bremen University, Germany","institution_ids":["https://openalex.org/I180437899"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5007106277"],"corresponding_institution_ids":["https://openalex.org/I137594350"],"apc_list":null,"apc_paid":null,"fwci":3.2226,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.92405063,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"162","last_page":"167"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7923299074172974},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7007302045822144},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.6779385209083557},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.6614058017730713},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5753778219223022},{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.5751585960388184},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.5600789785385132},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.534736156463623},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.49410179257392883},{"id":"https://openalex.org/keywords/property","display_name":"Property (philosophy)","score":0.4603967070579529},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4554336965084076},{"id":"https://openalex.org/keywords/runtime-verification","display_name":"Runtime verification","score":0.4517377018928528},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1811596155166626},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.17846360802650452}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7923299074172974},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7007302045822144},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.6779385209083557},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.6614058017730713},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5753778219223022},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.5751585960388184},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.5600789785385132},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.534736156463623},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.49410179257392883},{"id":"https://openalex.org/C189950617","wikidata":"https://www.wikidata.org/wiki/Q937228","display_name":"Property (philosophy)","level":2,"score":0.4603967070579529},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4554336965084076},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.4517377018928528},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1811596155166626},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.17846360802650452},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2004.1268843","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2004.1268843","pdf_url":null,"source":{"id":"https://openalex.org/S4363608792","display_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1558113545","https://openalex.org/W1590506622","https://openalex.org/W1787074469","https://openalex.org/W4234123702"],"related_works":["https://openalex.org/W3036403349","https://openalex.org/W2392047570","https://openalex.org/W2106507440","https://openalex.org/W3023586562","https://openalex.org/W2162615969","https://openalex.org/W3120172095","https://openalex.org/W1496505755","https://openalex.org/W3082696694","https://openalex.org/W4375857205","https://openalex.org/W3209085687"],"abstract_inverted_index":{"ASIC":[0],"designs":[1],"for":[2,38,114],"future":[3],"communication":[4],"applications":[5],"cannot":[6],"be":[7,68,83],"simulated":[8],"exhaustively.":[9],"Formal":[10,89],"property":[11,36,90],"checking":[12,91],"is":[13],"a":[14,30,45,79,86],"powerful":[15],"technology":[16],"to":[17],"overcome":[18],"the":[19,34,40,74,95,104],"limitations":[20],"of":[21,44,78,98,107],"current":[22],"functional":[23,42,96],"verification":[24,50,66,97],"approaches.":[25],"The":[26,58],"paper":[27],"reports":[28],"on":[29],"large-scale":[31,99],"experiment":[32],"employing":[33],"CVE":[35],"checker":[37],"verifying":[39],"block-level":[41],"correctness":[43],"large":[46],"ASIC.":[47],"This":[48],"new":[49],"methodology":[51],"achieves":[52],"substantial":[53],"quality":[54],"and":[55,65,72,93],"productivity":[56],"gains.":[57],"two":[59],"biggest":[60],"advantages":[61],"are:":[62],"1)":[63],"coding":[64],"can":[67],"done":[69],"in":[70,85,103],"parallel;":[71],"2)":[73],"whole":[75],"state":[76],"space":[77],"test":[80],"case":[81],"will":[82],"verified":[84],"single":[87],"run.":[88],"simplifies":[92],"shortens":[94],"ASICs":[100],"at":[101],"least":[102],"same":[105],"order":[106],"magnitude":[108],"as":[109],"static":[110],"timing":[111,115],"analysis":[112],"did":[113],"verification.":[116]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}