{"id":"https://openalex.org/W1592544088","doi":"https://doi.org/10.1109/dasip.2014.7115631","title":"Model-driven design flow for distributed control in reconfigurable FPGA systems","display_name":"Model-driven design flow for distributed control in reconfigurable FPGA systems","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W1592544088","doi":"https://doi.org/10.1109/dasip.2014.7115631","mag":"1592544088"},"language":"en","primary_location":{"id":"doi:10.1109/dasip.2014.7115631","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2014.7115631","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111795431","display_name":"Chiraz Trabelsi","orcid":"https://orcid.org/0000-0002-4772-8918"},"institutions":[{"id":"https://openalex.org/I70348806","display_name":"Universit\u00e9 Polytechnique Hauts-de-France","ror":"https://ror.org/02ezch769","country_code":"FR","type":"education","lineage":["https://openalex.org/I70348806"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Chiraz Trabelsi","raw_affiliation_strings":["Universite Polytechnique Hauts de France, Valenciennes, Hauts-de-France, FR","DREAMPAL - Dynamic Reconfigurable Massively Parallel Architectures and Languages (France)"],"affiliations":[{"raw_affiliation_string":"Universite Polytechnique Hauts de France, Valenciennes, Hauts-de-France, FR","institution_ids":["https://openalex.org/I70348806"]},{"raw_affiliation_string":"DREAMPAL - Dynamic Reconfigurable Massively Parallel Architectures and Languages (France)","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009498063","display_name":"Samy Mettali","orcid":null},"institutions":[{"id":"https://openalex.org/I2279609970","display_name":"Universit\u00e9 de Lille","ror":"https://ror.org/02kzqn938","country_code":"FR","type":"education","lineage":["https://openalex.org/I2279609970"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Samy Mettali","raw_affiliation_strings":["Universite de Lille Faculte des Sciences et Technologies, Villeneuve d'Ascq, Hauts-de-France, FR","DREAMPAL - Dynamic Reconfigurable Massively Parallel Architectures and Languages (France)"],"affiliations":[{"raw_affiliation_string":"Universite de Lille Faculte des Sciences et Technologies, Villeneuve d'Ascq, Hauts-de-France, FR","institution_ids":["https://openalex.org/I2279609970"]},{"raw_affiliation_string":"DREAMPAL - Dynamic Reconfigurable Massively Parallel Architectures and Languages (France)","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073129980","display_name":"Rabie Ben Atitallah","orcid":"https://orcid.org/0000-0001-7690-7344"},"institutions":[{"id":"https://openalex.org/I4210089617","display_name":"Laboratoire d'Automatique, de M\u00e9canique et d'Informatique Industrielles et Humaines","ror":"https://ror.org/006z7v557","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210089617","https://openalex.org/I4210159245","https://openalex.org/I4387154098","https://openalex.org/I70348806","https://openalex.org/I70348806"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Rabie ben Atitallah","raw_affiliation_strings":["LAMIH, University of Valenciennes, Valenciennes, France","LAMIH - Laboratoire d'Automatique, de M\u00e9canique et d'Informatique industrielles et Humaines - UMR 8201 (LE MONT HOUY 59313 VALENCIENNES CEDEX 9 - France)","DREAMPAL - Dynamic Reconfigurable Massively Parallel Architectures and Languages (France)"],"affiliations":[{"raw_affiliation_string":"LAMIH, University of Valenciennes, Valenciennes, France","institution_ids":["https://openalex.org/I4210089617"]},{"raw_affiliation_string":"LAMIH - Laboratoire d'Automatique, de M\u00e9canique et d'Informatique industrielles et Humaines - UMR 8201 (LE MONT HOUY 59313 VALENCIENNES CEDEX 9 - France)","institution_ids":["https://openalex.org/I4210089617"]},{"raw_affiliation_string":"DREAMPAL - Dynamic Reconfigurable Massively Parallel Architectures and Languages (France)","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111522416","display_name":"Jean\u2010Luc Dekeyser","orcid":null},"institutions":[{"id":"https://openalex.org/I4210138412","display_name":"Centre de recherche Inria Lille - Nord Europe","ror":"https://ror.org/04eej9726","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1326498283","https://openalex.org/I4210138412"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Jean-Luc Dekeyser","raw_affiliation_strings":["INRIA Lille Nord Europe - LIFL, Universite Lille1, Lille, France","DREAMPAL - Dynamic Reconfigurable Massively Parallel Architectures and Languages (France)"],"affiliations":[{"raw_affiliation_string":"INRIA Lille Nord Europe - LIFL, Universite Lille1, Lille, France","institution_ids":["https://openalex.org/I4210138412"]},{"raw_affiliation_string":"DREAMPAL - Dynamic Reconfigurable Massively Parallel Architectures and Languages (France)","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5111795431"],"corresponding_institution_ids":["https://openalex.org/I70348806"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.03587406,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8864833116531372},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7350449562072754},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.7278309464454651},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7113229632377625},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6563904881477356},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6065869927406311},{"id":"https://openalex.org/keywords/control-flow","display_name":"Control flow","score":0.5694549679756165},{"id":"https://openalex.org/keywords/unified-modeling-language","display_name":"Unified Modeling Language","score":0.5403509140014648},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.4972846806049347},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.4748121500015259},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.4437616765499115},{"id":"https://openalex.org/keywords/model-based-design","display_name":"Model-based design","score":0.4301522672176361},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38276806473731995},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.1331178843975067},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12480515241622925},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.1204671859741211},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09587398171424866},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.08984848856925964}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8864833116531372},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7350449562072754},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.7278309464454651},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7113229632377625},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6563904881477356},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6065869927406311},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.5694549679756165},{"id":"https://openalex.org/C145644426","wikidata":"https://www.wikidata.org/wiki/Q169411","display_name":"Unified Modeling Language","level":3,"score":0.5403509140014648},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.4972846806049347},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.4748121500015259},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.4437616765499115},{"id":"https://openalex.org/C195672273","wikidata":"https://www.wikidata.org/wiki/Q6888132","display_name":"Model-based design","level":2,"score":0.4301522672176361},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38276806473731995},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.1331178843975067},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12480515241622925},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1204671859741211},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09587398171424866},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.08984848856925964},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dasip.2014.7115631","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2014.7115631","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01104617v1","is_oa":false,"landing_page_url":"https://inria.hal.science/hal-01104617","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://ieeexplore.ieee.org/document/7115631","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2000336625","https://openalex.org/W2010945517","https://openalex.org/W2060943953","https://openalex.org/W2100819505","https://openalex.org/W2108506872","https://openalex.org/W2130193491","https://openalex.org/W2166029537","https://openalex.org/W2201147547","https://openalex.org/W2598465624","https://openalex.org/W4254880715","https://openalex.org/W6687867896","https://openalex.org/W6734899057"],"related_works":["https://openalex.org/W2366556084","https://openalex.org/W2537479781","https://openalex.org/W1988777083","https://openalex.org/W1555025092","https://openalex.org/W799706496","https://openalex.org/W2130241392","https://openalex.org/W2105824157","https://openalex.org/W1969049073","https://openalex.org/W178005583","https://openalex.org/W1528221867"],"abstract_inverted_index":{"International":[0],"audience":[1]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}