{"id":"https://openalex.org/W1501233287","doi":"https://doi.org/10.1109/dasip.2014.7115627","title":"PHAT: A technology for prototyping parallel heterogeneous architectures","display_name":"PHAT: A technology for prototyping parallel heterogeneous architectures","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W1501233287","doi":"https://doi.org/10.1109/dasip.2014.7115627","mag":"1501233287"},"language":"en","primary_location":{"id":"doi:10.1109/dasip.2014.7115627","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2014.7115627","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030945340","display_name":"Thorsten Wink","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]},{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]}],"countries":["DE","US"],"is_corresponding":true,"raw_author_name":"Thorsten Wink","raw_affiliation_strings":["Embedded Systems and Applications Group, Technische Universit\u00e4t Darmstadt"],"affiliations":[{"raw_affiliation_string":"Embedded Systems and Applications Group, Technische Universit\u00e4t Darmstadt","institution_ids":["https://openalex.org/I4210145666","https://openalex.org/I31512782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047000315","display_name":"Andreas Koch","orcid":"https://orcid.org/0000-0002-1164-3082"},"institutions":[{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]},{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE","US"],"is_corresponding":false,"raw_author_name":"Andreas Koch","raw_affiliation_strings":["Embedded Systems and Applications Group, Technische Universit\u00e4t Darmstadt"],"affiliations":[{"raw_affiliation_string":"Embedded Systems and Applications Group, Technische Universit\u00e4t Darmstadt","institution_ids":["https://openalex.org/I4210145666","https://openalex.org/I31512782"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5030945340"],"corresponding_institution_ids":["https://openalex.org/I31512782","https://openalex.org/I4210145666"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.02882739,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8033185005187988},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6730349063873291},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.639236330986023},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6349408626556396},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6220053434371948},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.5715965628623962},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.4938400387763977},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.47295114398002625},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4211086630821228},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.413648784160614},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.29226362705230713},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.115929514169693},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09689861536026001}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8033185005187988},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6730349063873291},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.639236330986023},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6349408626556396},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6220053434371948},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.5715965628623962},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.4938400387763977},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.47295114398002625},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4211086630821228},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.413648784160614},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.29226362705230713},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.115929514169693},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09689861536026001},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dasip.2014.7115627","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2014.7115627","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5299999713897705}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1969449685","https://openalex.org/W1976878754","https://openalex.org/W2050504694","https://openalex.org/W2095643031","https://openalex.org/W2099375606","https://openalex.org/W2099708455","https://openalex.org/W2125328729","https://openalex.org/W2137385009","https://openalex.org/W2140130374","https://openalex.org/W2142630982","https://openalex.org/W2148882055","https://openalex.org/W2149252366","https://openalex.org/W2156499539","https://openalex.org/W3137094666","https://openalex.org/W4251534053","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2099025818","https://openalex.org/W183562185","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W60415921","https://openalex.org/W1991685745","https://openalex.org/W2004452646","https://openalex.org/W2097602901","https://openalex.org/W4248970686"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,41,53,69,74,92,95],"Parallel":[4],"Heterogeneous":[5],"Architecture":[6],"Technology":[7],"(PHAT),":[8],"a":[9,33],"scalable":[10],"design":[11],"methodology":[12],"for":[13,37,46,57,78,114],"prototyping":[14],"and":[15,23,27,43,55,62,106,116],"evaluating":[16],"heterogeneous":[17],"arrays":[18],"of":[19,71,76],"software-programmable":[20],"VLIW":[21],"processors":[22],"both":[24],"manually":[25],"designed":[26],"automatically-compiled":[28],"custom":[29],"hardware":[30],"accelerators,":[31],"using":[32],"shared":[34],"memory":[35,104],"architecture":[36],"communication.":[38],"We":[39],"discuss":[40],"trade-offs":[42],"breakeven":[44],"point":[45],"switching":[47],"from":[48],"bus-based":[49],"to":[50],"network-on-chip":[51],"interconnects,":[52],"interface":[54],"protocols":[56],"connecting":[58],"distributed":[59],"on-chip":[60],"caches":[61],"multi-bank":[63],"out-of-order":[64],"off-chip-memories,":[65],"as":[66,68],"well":[67],"impact":[70],"floorplanning":[72],"on":[73,80,94],"quality":[75],"results":[77],"implementation":[79],"Xilinx":[81],"Virtex":[82],"6":[83],"LX":[84],"760":[85],"devices.":[86],"The":[87],"capabilities":[88],"are":[89],"evaluated":[90],"at":[91],"system-level":[93],"multi-FPGA":[96],"Convey":[97],"HC-1ex":[98],"hybrid-core":[99],"computer,":[100],"accessing":[101],"its":[102],"high-performance":[103],"system,":[105],"integrating":[107],"r-VEX":[108],"processor":[109],"cores":[110],"with":[111],"IP":[112],"blocks":[113],"SHA":[115],"FFT":[117],"computations.":[118]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}