{"id":"https://openalex.org/W2048942138","doi":"https://doi.org/10.1109/dasip.2011.6136876","title":"The Multi-Dataflow Composer tool: A runtime reconfigurable HDL platform composer","display_name":"The Multi-Dataflow Composer tool: A runtime reconfigurable HDL platform composer","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W2048942138","doi":"https://doi.org/10.1109/dasip.2011.6136876","mag":"2048942138"},"language":"en","primary_location":{"id":"doi:10.1109/dasip.2011.6136876","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2011.6136876","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2011 Conference on Design &amp; Architectures for Signal &amp; Image Processing (DASIP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028624281","display_name":"Francesca Palumbo","orcid":"https://orcid.org/0000-0002-6155-1979"},"institutions":[{"id":"https://openalex.org/I172446870","display_name":"University of Cagliari","ror":"https://ror.org/003109y17","country_code":"IT","type":"education","lineage":["https://openalex.org/I172446870"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Francesca Palumbo","raw_affiliation_strings":["DIEE-Department of Electrical and Electronic Engineering, University of Cagliari, Cagliari, Italy","DIEE - Department of Electrical and Electronic Engineering, University of Cagliari p. zza d'Armi, 09123 Cagliari, Italy"],"affiliations":[{"raw_affiliation_string":"DIEE-Department of Electrical and Electronic Engineering, University of Cagliari, Cagliari, Italy","institution_ids":["https://openalex.org/I172446870"]},{"raw_affiliation_string":"DIEE - Department of Electrical and Electronic Engineering, University of Cagliari p. zza d'Armi, 09123 Cagliari, Italy","institution_ids":["https://openalex.org/I172446870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023256277","display_name":"Nicola Carta","orcid":null},"institutions":[{"id":"https://openalex.org/I172446870","display_name":"University of Cagliari","ror":"https://ror.org/003109y17","country_code":"IT","type":"education","lineage":["https://openalex.org/I172446870"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Nicola Carta","raw_affiliation_strings":["DIEE-Department of Electrical and Electronic Engineering, University of Cagliari, Cagliari, Italy","DIEE - Department of Electrical and Electronic Engineering, University of Cagliari p. zza d'Armi, 09123 Cagliari, Italy"],"affiliations":[{"raw_affiliation_string":"DIEE-Department of Electrical and Electronic Engineering, University of Cagliari, Cagliari, Italy","institution_ids":["https://openalex.org/I172446870"]},{"raw_affiliation_string":"DIEE - Department of Electrical and Electronic Engineering, University of Cagliari p. zza d'Armi, 09123 Cagliari, Italy","institution_ids":["https://openalex.org/I172446870"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007761671","display_name":"Luigi Raffo","orcid":"https://orcid.org/0000-0001-9683-009X"},"institutions":[{"id":"https://openalex.org/I172446870","display_name":"University of Cagliari","ror":"https://ror.org/003109y17","country_code":"IT","type":"education","lineage":["https://openalex.org/I172446870"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luigi Raffo","raw_affiliation_strings":["DIEE-Department of Electrical and Electronic Engineering, University of Cagliari, Cagliari, Italy","DIEE - Department of Electrical and Electronic Engineering, University of Cagliari p. zza d'Armi, 09123 Cagliari, Italy"],"affiliations":[{"raw_affiliation_string":"DIEE-Department of Electrical and Electronic Engineering, University of Cagliari, Cagliari, Italy","institution_ids":["https://openalex.org/I172446870"]},{"raw_affiliation_string":"DIEE - Department of Electrical and Electronic Engineering, University of Cagliari p. zza d'Armi, 09123 Cagliari, Italy","institution_ids":["https://openalex.org/I172446870"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5028624281"],"corresponding_institution_ids":["https://openalex.org/I172446870"],"apc_list":null,"apc_paid":null,"fwci":2.5184,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.89795724,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.9325481653213501},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.778577446937561},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.709273099899292},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5724450349807739},{"id":"https://openalex.org/keywords/codec","display_name":"Codec","score":0.4910311698913574},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.47650352120399475},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.4641047716140747},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4462500810623169},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4246745705604553},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3265104591846466},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.24828261137008667}],"concepts":[{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.9325481653213501},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.778577446937561},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.709273099899292},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5724450349807739},{"id":"https://openalex.org/C161765866","wikidata":"https://www.wikidata.org/wiki/Q184748","display_name":"Codec","level":2,"score":0.4910311698913574},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.47650352120399475},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.4641047716140747},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4462500810623169},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4246745705604553},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3265104591846466},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.24828261137008667},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dasip.2011.6136876","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2011.6136876","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2011 Conference on Design &amp; Architectures for Signal &amp; Image Processing (DASIP)","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.unica.it:11584/103836","is_oa":false,"landing_page_url":"http://hdl.handle.net/11584/103836","pdf_url":null,"source":{"id":"https://openalex.org/S4377196293","display_name":"UNICA IRIS Institutional Research Information System (University of Cagliari)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I172446870","host_organization_name":"University of Cagliari","host_organization_lineage":["https://openalex.org/I172446870"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferencePaper"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5400000214576721}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1849568040","https://openalex.org/W1885706698","https://openalex.org/W2009674297","https://openalex.org/W2029891867","https://openalex.org/W2052494968","https://openalex.org/W2115294662","https://openalex.org/W2117678124","https://openalex.org/W2132457452","https://openalex.org/W2160809290","https://openalex.org/W2169756956","https://openalex.org/W6638850036","https://openalex.org/W6663782990"],"related_works":["https://openalex.org/W2293118914","https://openalex.org/W2998381397","https://openalex.org/W4236419692","https://openalex.org/W3167919718","https://openalex.org/W4251718783","https://openalex.org/W2171015181","https://openalex.org/W4239447582","https://openalex.org/W1484403103","https://openalex.org/W2521947294","https://openalex.org/W1998888015"],"abstract_inverted_index":{"Dataflow":[0],"Model":[1],"of":[2,22,46,55,65,69,84,90],"Computation":[3],"(D-MoC)":[4],"is":[5],"particularly":[6],"suitable":[7],"to":[8,30,43,75,120],"close":[9],"the":[10,20,23,37,53,62,66,82,94,106],"gap":[11],"between":[12],"hardware":[13,31],"architects":[14],"and":[15],"software":[16],"developers.":[17],"Leveraging":[18],"on":[19],"combination":[21],"D-MoC":[24,63],"with":[25,109],"a":[26,35,77,99,110],"coarse-grained":[27],"reconfigurable":[28,58],"approach":[29],"design,":[32],"we":[33],"propose":[34],"tool,":[36,41,108],"Multi-Dataflow":[38],"Composer":[39],"(MDC)":[40],"able":[42],"improve":[44],"time-to-market":[45],"modern":[47],"complex":[48],"multi-purpose":[49],"systems":[50],"by":[51],"allowing":[52],"derivation":[54],"HDL":[56],"runtime":[57],"platforms":[59,124],"starting":[60],"from":[61],"models":[64],"targeted":[67],"set":[68],"applications.":[70,128],"MDC":[71,107],"tool":[72],"has":[73,86],"proven":[74],"provide":[76],"considerable":[78],"on-chip":[79],"area":[80],"saving:":[81],"82%":[83],"saving":[85],"been":[87],"reached":[88],"combining":[89],"different":[91],"applications":[92],"in":[93],"image":[95],"processing":[96],"domain,":[97],"adopting":[98],"90":[100],"nm":[101],"CMOS":[102],"technology.":[103],"In":[104],"future":[105],"very":[111],"small":[112],"integration":[113],"effort,":[114],"will":[115],"also":[116],"be":[117],"extremely":[118],"useful":[119],"create":[121],"multi-standard":[122],"codec":[123],"for":[125],"MPEG":[126],"RVC":[127]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
