{"id":"https://openalex.org/W2001545616","doi":"https://doi.org/10.1109/dasip.2011.6136855","title":"Flexible VLIW processor based on FPGA for real-time image processing","display_name":"Flexible VLIW processor based on FPGA for real-time image processing","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W2001545616","doi":"https://doi.org/10.1109/dasip.2011.6136855","mag":"2001545616"},"language":"en","primary_location":{"id":"doi:10.1109/dasip.2011.6136855","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2011.6136855","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108777711","display_name":"Vincent Brost","orcid":null},"institutions":[{"id":"https://openalex.org/I177064439","display_name":"Universit\u00e9 de Bourgogne","ror":"https://ror.org/03k1bsr36","country_code":"FR","type":"education","lineage":["https://openalex.org/I177064439"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Vincent Brost","raw_affiliation_strings":["LE2I-CNRS 5158 Laboratory, University of Burgundy, Dijon, France","LE2I-CNRS 5158 Laboratory, University of Burgundy, 21078 Dijon France"],"affiliations":[{"raw_affiliation_string":"LE2I-CNRS 5158 Laboratory, University of Burgundy, Dijon, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I177064439"]},{"raw_affiliation_string":"LE2I-CNRS 5158 Laboratory, University of Burgundy, 21078 Dijon France","institution_ids":["https://openalex.org/I177064439","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106819421","display_name":"Charles Meunier","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I177064439","display_name":"Universit\u00e9 de Bourgogne","ror":"https://ror.org/03k1bsr36","country_code":"FR","type":"education","lineage":["https://openalex.org/I177064439"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Charles Meunier","raw_affiliation_strings":["LE2I-CNRS 5158 Laboratory, University of Burgundy, Dijon, France","LE2I-CNRS 5158 Laboratory, University of Burgundy, 21078 Dijon France"],"affiliations":[{"raw_affiliation_string":"LE2I-CNRS 5158 Laboratory, University of Burgundy, Dijon, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I177064439"]},{"raw_affiliation_string":"LE2I-CNRS 5158 Laboratory, University of Burgundy, 21078 Dijon France","institution_ids":["https://openalex.org/I177064439","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018501159","display_name":"Debyo Saptono","orcid":null},"institutions":[{"id":"https://openalex.org/I177064439","display_name":"Universit\u00e9 de Bourgogne","ror":"https://ror.org/03k1bsr36","country_code":"FR","type":"education","lineage":["https://openalex.org/I177064439"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Debyo Saptono","raw_affiliation_strings":["LE2I-CNRS 5158 Laboratory, University of Burgundy, Dijon, France","LE2I-CNRS 5158 Laboratory, University of Burgundy, 21078 Dijon France"],"affiliations":[{"raw_affiliation_string":"LE2I-CNRS 5158 Laboratory, University of Burgundy, Dijon, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I177064439"]},{"raw_affiliation_string":"LE2I-CNRS 5158 Laboratory, University of Burgundy, 21078 Dijon France","institution_ids":["https://openalex.org/I177064439","https://openalex.org/I1294671590"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108416971","display_name":"Fan Yang","orcid":"https://orcid.org/0009-0007-6056-7403"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I177064439","display_name":"Universit\u00e9 de Bourgogne","ror":"https://ror.org/03k1bsr36","country_code":"FR","type":"education","lineage":["https://openalex.org/I177064439"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Fan Yang","raw_affiliation_strings":["LE2I-CNRS 5158 Laboratory, University of Burgundy, Dijon, France","LE2I-CNRS 5158 Laboratory, University of Burgundy, 21078 Dijon France"],"affiliations":[{"raw_affiliation_string":"LE2I-CNRS 5158 Laboratory, University of Burgundy, Dijon, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I177064439"]},{"raw_affiliation_string":"LE2I-CNRS 5158 Laboratory, University of Burgundy, 21078 Dijon France","institution_ids":["https://openalex.org/I177064439","https://openalex.org/I1294671590"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5108777711"],"corresponding_institution_ids":["https://openalex.org/I177064439","https://openalex.org/I1294671590"],"apc_list":null,"apc_paid":null,"fwci":0.48335912,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.6497735,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"3","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9531036019325256},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8724490404129028},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7153899669647217},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5766660571098328},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5599469542503357},{"id":"https://openalex.org/keywords/application-specific-instruction-set-processor","display_name":"Application-specific instruction-set processor","score":0.536040186882019},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.523536205291748},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5156913995742798},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.44292521476745605},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.40673404932022095},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.31339597702026367},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.18494528532028198},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11451378464698792}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9531036019325256},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8724490404129028},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7153899669647217},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5766660571098328},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5599469542503357},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.536040186882019},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.523536205291748},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5156913995742798},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.44292521476745605},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.40673404932022095},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.31339597702026367},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.18494528532028198},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11451378464698792}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dasip.2011.6136855","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2011.6136855","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5299999713897705,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W852502329","https://openalex.org/W1949412827","https://openalex.org/W1964932639","https://openalex.org/W1971987268","https://openalex.org/W1986370385","https://openalex.org/W2068056353","https://openalex.org/W2099507391","https://openalex.org/W2103582766","https://openalex.org/W2140321074","https://openalex.org/W3047637662","https://openalex.org/W3085769648","https://openalex.org/W3140458327","https://openalex.org/W4244062578","https://openalex.org/W6623519854","https://openalex.org/W6781676491","https://openalex.org/W6783152599","https://openalex.org/W6825444808"],"related_works":["https://openalex.org/W1897551170","https://openalex.org/W2114750404","https://openalex.org/W1972260469","https://openalex.org/W2164026451","https://openalex.org/W3187804951","https://openalex.org/W2009874002","https://openalex.org/W1534779213","https://openalex.org/W2556885209","https://openalex.org/W2148099609","https://openalex.org/W2163046274"],"abstract_inverted_index":{"Modern":[0],"FPGA":[1,86,109,168],"chips,":[2],"with":[3,125],"their":[4],"larger":[5],"memory":[6],"capacity":[7],"and":[8,104,130,147,164,188],"reconfigurability":[9],"potential,":[10],"are":[11,90],"opening":[12],"new":[13],"frontiers":[14],"in":[15,44,97,111,150],"rapid":[16],"prototyping":[17],"of":[18,24,57,95,139,159],"embedded":[19],"systems.":[20],"With":[21,47],"the":[22,50,55,76,93,101,107,173],"advent":[23],"high":[25,35],"density":[26],"FPGAs":[27],"it":[28,149],"is":[29],"now":[30],"possible":[31],"to":[32,59,91,99,105,113],"implement":[33],"a":[34,119,126,131,140],"performance":[36],"Very":[37],"Long":[38],"Instruction":[39,62],"Word":[40],"(VLIW)":[41],"processor":[42,51,78,123],"core":[43],"an":[45,151,167],"FPGA.":[46,155],"VLIW":[48,77,121],"architecture,":[49],"effectiveness":[52],"depends":[53],"on":[54,154,166],"ability":[56],"compilers":[58],"provide":[60],"sufficient":[61],"Level":[63],"Parallelism":[64],"(ILP)":[65],"from":[66],"program":[67],"code.":[68],"This":[69],"paper":[70],"describes":[71],"research":[72],"result":[73],"about":[74],"enabling":[75],"model":[79,124],"for":[80,182],"real-time":[81,115],"processing":[82,161],"applications":[83],"by":[84],"exploiting":[85,136],"technology.":[87],"Our":[88,177],"goals":[89],"keep":[92],"flexibility":[94],"processors":[96],"order":[98,112],"shorten":[100],"development":[102,175],"cycle,":[103],"use":[106],"powerful":[108],"resources":[110],"increase":[114],"performance.":[116],"We":[117],"present":[118],"flexible":[120],"VHDL":[122],"variable":[127],"instruction":[128],"set":[129],"customizable":[132],"architecture":[133],"which":[134],"allow":[135],"intrinsic":[137],"parallelism":[138],"target":[141],"application":[142],"using":[143,172],"advanced":[144],"compiler":[145],"technology":[146],"implementing":[148],"optimal":[152],"manner":[153],"Some":[156],"common":[157],"algorithms":[158],"image":[160],"were":[162],"tested":[163],"validated":[165],"Virtex-6":[169],"based":[170],"board":[171],"proposed":[174],"cycle.":[176],"approach":[178],"applies":[179],"some":[180],"criteria":[181],"co-design":[183],"tools:":[184],"flexibility,":[185],"modularity,":[186],"performance,":[187],"reusability.":[189]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}