{"id":"https://openalex.org/W2162194734","doi":"https://doi.org/10.1109/dasip.2010.5706275","title":"A methodology for precise comparisons of processor core architectures for homogeneous many-core DSP platforms","display_name":"A methodology for precise comparisons of processor core architectures for homogeneous many-core DSP platforms","publication_year":2010,"publication_date":"2010-10-01","ids":{"openalex":"https://openalex.org/W2162194734","doi":"https://doi.org/10.1109/dasip.2010.5706275","mag":"2162194734"},"language":"en","primary_location":{"id":"doi:10.1109/dasip.2010.5706275","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2010.5706275","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Conference on Design and Architectures for Signal and Image Processing (DASIP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://biblio.ugent.be/publication/1111135/file/1111136.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087244828","display_name":"Bruno Rousseau","orcid":"https://orcid.org/0009-0000-6069-900X"},"institutions":[{"id":"https://openalex.org/I95674353","display_name":"UCLouvain","ror":"https://ror.org/02495e989","country_code":"BE","type":"education","lineage":["https://openalex.org/I95674353"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"B. Rousseau","raw_affiliation_strings":["Laboratoire de micro\u00e9lectronique (DICE), Universit\u00e9 Catholique de Louvain, Louvain-la-Neuve, Belgium"],"affiliations":[{"raw_affiliation_string":"Laboratoire de micro\u00e9lectronique (DICE), Universit\u00e9 Catholique de Louvain, Louvain-la-Neuve, Belgium","institution_ids":["https://openalex.org/I95674353"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112618563","display_name":"P. Manet","orcid":null},"institutions":[{"id":"https://openalex.org/I95674353","display_name":"UCLouvain","ror":"https://ror.org/02495e989","country_code":"BE","type":"education","lineage":["https://openalex.org/I95674353"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Ph. Manet","raw_affiliation_strings":["Laboratoire de micro\u00e9lectronique (DICE), Universit\u00e9 Catholique de Louvain, Louvain-la-Neuve, Belgium"],"affiliations":[{"raw_affiliation_string":"Laboratoire de micro\u00e9lectronique (DICE), Universit\u00e9 Catholique de Louvain, Louvain-la-Neuve, Belgium","institution_ids":["https://openalex.org/I95674353"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073176639","display_name":"Igor Loiselle","orcid":null},"institutions":[{"id":"https://openalex.org/I95674353","display_name":"UCLouvain","ror":"https://ror.org/02495e989","country_code":"BE","type":"education","lineage":["https://openalex.org/I95674353"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"I. Loiselle","raw_affiliation_strings":["Laboratoire de micro\u00e9lectronique (DICE), Universit\u00e9 Catholique de Louvain, Louvain-la-Neuve, Belgium"],"affiliations":[{"raw_affiliation_string":"Laboratoire de micro\u00e9lectronique (DICE), Universit\u00e9 Catholique de Louvain, Louvain-la-Neuve, Belgium","institution_ids":["https://openalex.org/I95674353"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070230046","display_name":"Jean-Didier Legat","orcid":"https://orcid.org/0000-0001-7147-5124"},"institutions":[{"id":"https://openalex.org/I95674353","display_name":"UCLouvain","ror":"https://ror.org/02495e989","country_code":"BE","type":"education","lineage":["https://openalex.org/I95674353"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"J.-D. Legat","raw_affiliation_strings":["Laboratoire de micro\u00e9lectronique (DICE), Universit\u00e9 Catholique de Louvain, Louvain-la-Neuve, Belgium"],"affiliations":[{"raw_affiliation_string":"Laboratoire de micro\u00e9lectronique (DICE), Universit\u00e9 Catholique de Louvain, Louvain-la-Neuve, Belgium","institution_ids":["https://openalex.org/I95674353"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086758775","display_name":"Hans Vandierendonck","orcid":"https://orcid.org/0000-0001-5868-9259"},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"H. Vandierendonck","raw_affiliation_strings":["Department ELIS/HiPEAC, Ghent University, Ghent, Belgium"],"affiliations":[{"raw_affiliation_string":"Department ELIS/HiPEAC, Ghent University, Ghent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5087244828"],"corresponding_institution_ids":["https://openalex.org/I95674353"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18444796,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"273","last_page":"280"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.8612796664237976},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8341526985168457},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6762136816978455},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6346635818481445},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6279886364936829},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.6039863228797913},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5517973303794861},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5493327379226685},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5045298337936401},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4996626377105713},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.439832866191864},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.42237621545791626},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38664674758911133},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24058794975280762}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.8612796664237976},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8341526985168457},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6762136816978455},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6346635818481445},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6279886364936829},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.6039863228797913},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5517973303794861},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5493327379226685},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5045298337936401},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4996626377105713},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.439832866191864},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.42237621545791626},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38664674758911133},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24058794975280762},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/dasip.2010.5706275","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2010.5706275","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Conference on Design and Architectures for Signal and Image Processing (DASIP)","raw_type":"proceedings-article"},{"id":"pmh:oai:archive.ugent.be:1111135","is_oa":true,"landing_page_url":"http://hdl.handle.net/1854/LU-1111135","pdf_url":"https://biblio.ugent.be/publication/1111135/file/1111136.pdf","source":{"id":"https://openalex.org/S4306400478","display_name":"Ghent University Academic Bibliography (Ghent University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I32597200","host_organization_name":"Ghent University","host_organization_lineage":["https://openalex.org/I32597200"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISBN: 9781424487356","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:dial.uclouvain.be:boreal:88905","is_oa":false,"landing_page_url":"http://hdl.handle.net/2078.1/88905","pdf_url":null,"source":{"id":"https://openalex.org/S4306401902","display_name":"Digital Access to Libraries (Universit\u00e9 catholique de Louvain (UCL), l'Universit\u00e9 de Namur (UNamur) and the Universit\u00e9 Saint-Louis (USL-B))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I95674353","host_organization_name":"UCLouvain","host_organization_lineage":["https://openalex.org/I95674353"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:pure.qub.ac.uk/portal:publications/10a198d6-7eac-4fe6-ba2a-137cf1c29f32","is_oa":false,"landing_page_url":"https://pure.qub.ac.uk/en/publications/10a198d6-7eac-4fe6-ba2a-137cf1c29f32","pdf_url":null,"source":{"id":"https://openalex.org/S4306402319","display_name":"Research Portal (Queen's University Belfast)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I126231945","host_organization_name":"Queen's University Belfast","host_organization_lineage":["https://openalex.org/I126231945"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Rousseau, B, Manet, P, Loiselle, I, Legat, J-D & Vandierendonck, H 2010, 'A methodology for precise comparisons of processor core architectures for homogeneous many-core DSP platforms', Paper presented at Design & Architecture of Signal & Image Processing, Edinburgh, United Kingdom, 01/11/2010 - 01/11/2010 pp. 273-280.","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:archive.ugent.be:1111135","is_oa":true,"landing_page_url":"http://hdl.handle.net/1854/LU-1111135","pdf_url":"https://biblio.ugent.be/publication/1111135/file/1111136.pdf","source":{"id":"https://openalex.org/S4306400478","display_name":"Ghent University Academic Bibliography (Ghent University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I32597200","host_organization_name":"Ghent University","host_organization_lineage":["https://openalex.org/I32597200"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISBN: 9781424487356","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7900000214576721,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321390","display_name":"Fonds De La Recherche Scientifique - FNRS","ror":"https://ror.org/03q83t159"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2162194734.pdf","grobid_xml":"https://content.openalex.org/works/W2162194734.grobid-xml"},"referenced_works_count":20,"referenced_works":["https://openalex.org/W81765945","https://openalex.org/W841293373","https://openalex.org/W2010074783","https://openalex.org/W2013471886","https://openalex.org/W2022806103","https://openalex.org/W2108134704","https://openalex.org/W2111693251","https://openalex.org/W2115611348","https://openalex.org/W2139438850","https://openalex.org/W2140752352","https://openalex.org/W2144199167","https://openalex.org/W2161038820","https://openalex.org/W2170931787","https://openalex.org/W2172212694","https://openalex.org/W2535175217","https://openalex.org/W2543794041","https://openalex.org/W2808875618","https://openalex.org/W4285719527","https://openalex.org/W6603389453","https://openalex.org/W6728826686"],"related_works":["https://openalex.org/W1980880153","https://openalex.org/W2018918827","https://openalex.org/W1547865754","https://openalex.org/W2091059919","https://openalex.org/W2276000909","https://openalex.org/W1588619283","https://openalex.org/W1897551170","https://openalex.org/W2164026451","https://openalex.org/W2050874000","https://openalex.org/W2562747857"],"abstract_inverted_index":{"The":[0,109,158],"power":[1,43,47],"efficiency":[2],"of":[3,11,86,116,129,167],"an":[4,104],"HMCP":[5,105],"heavily":[6],"depends":[7],"on":[8,72,113,126,164],"the":[9,67,73,100,114,123,127,138],"architecture":[10,102],"its":[12,38,42],"processor":[13,60,90],"cores.":[14],"It":[15],"is":[16,62,96,111],"thus":[17],"very":[18],"important":[19],"to":[20,82,98,121,136],"choose":[21,99],"it":[22,95],"carefully.":[23],"When":[24],"comparing":[25,59],"processing":[26],"architectures":[27],"for":[28,88,103],"their":[29],"use":[30,115],"in":[31],"a":[32,63,78,117,145,165],"many-core":[33],"platform,":[34],"one":[35],"must":[36],"evaluate":[37],"IPC,":[39],"but":[40],"also":[41],"and":[44,48,125,148,155],"area.":[45],"Precise":[46],"area":[49],"evaluations":[50],"can":[51],"only":[52],"be":[53],"done":[54],"with":[55,152],"real":[56],"implementations.":[57],"However,":[58],"implementations":[61],"difficult":[64],"task":[65],"since":[66],"implementation":[68],"specifities":[69],"introduce":[70],"interferences":[71],"performances.":[74],"This":[75],"paper":[76],"proposes":[77],"methodology":[79,110],"that":[80],"allows":[81],"realize":[83],"precise":[84],"comparisons":[85],"performance":[87],"different":[89],"architectures.":[91],"Using":[92],"this":[93],"methodology,":[94,139],"possible":[97],"best":[101],"targeting":[106],"DSP":[107,168],"applications.":[108],"based":[112],"common":[118],"architural":[119],"template":[120],"build":[122],"cores,":[124],"application":[128],"specific":[130],"optimizations":[131],"when":[132],"relevant.":[133],"In":[134],"order":[135],"validate":[137],"three":[140],"RISC":[141],"cores":[142,160],"are":[143,161],"implemented:":[144],"single-issue":[146],"core,":[147],"two":[149],"VLIW":[150],"processors":[151],"respectively":[153],"3":[154],"5":[156],"issues.":[157],"implemented":[159],"precisely":[162],"compared":[163],"set":[166],"kernels.":[169]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}