{"id":"https://openalex.org/W2149711581","doi":"https://doi.org/10.1109/dasip.2010.5706240","title":"An in-band reconfigurable network node based on a heterogeneous platform","display_name":"An in-band reconfigurable network node based on a heterogeneous platform","publication_year":2010,"publication_date":"2010-10-01","ids":{"openalex":"https://openalex.org/W2149711581","doi":"https://doi.org/10.1109/dasip.2010.5706240","mag":"2149711581"},"language":"en","primary_location":{"id":"doi:10.1109/dasip.2010.5706240","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2010.5706240","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Conference on Design and Architectures for Signal and Image Processing (DASIP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010768420","display_name":"Erik Markert","orcid":null},"institutions":[{"id":"https://openalex.org/I2610724","display_name":"Chemnitz University of Technology","ror":"https://ror.org/00a208s56","country_code":"DE","type":"education","lineage":["https://openalex.org/I2610724"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"E. Markert","raw_affiliation_strings":["Chair Circuit and Systems Design, Chemnitz University of Technology, Germany"],"affiliations":[{"raw_affiliation_string":"Chair Circuit and Systems Design, Chemnitz University of Technology, Germany","institution_ids":["https://openalex.org/I2610724"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081089555","display_name":"Enrico Billich","orcid":null},"institutions":[{"id":"https://openalex.org/I2610724","display_name":"Chemnitz University of Technology","ror":"https://ror.org/00a208s56","country_code":"DE","type":"education","lineage":["https://openalex.org/I2610724"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"E. Billich","raw_affiliation_strings":["Chair Circuit and Systems Design, Chemnitz University of Technology, Germany"],"affiliations":[{"raw_affiliation_string":"Chair Circuit and Systems Design, Chemnitz University of Technology, Germany","institution_ids":["https://openalex.org/I2610724"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034615380","display_name":"Claudia Tischendorf","orcid":null},"institutions":[{"id":"https://openalex.org/I2610724","display_name":"Chemnitz University of Technology","ror":"https://ror.org/00a208s56","country_code":"DE","type":"education","lineage":["https://openalex.org/I2610724"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"C. Tischendorf","raw_affiliation_strings":["Chair Circuit and Systems Design, Chemnitz University of Technology, Germany"],"affiliations":[{"raw_affiliation_string":"Chair Circuit and Systems Design, Chemnitz University of Technology, Germany","institution_ids":["https://openalex.org/I2610724"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019808662","display_name":"Uwe Pro\u00df","orcid":null},"institutions":[{"id":"https://openalex.org/I2610724","display_name":"Chemnitz University of Technology","ror":"https://ror.org/00a208s56","country_code":"DE","type":"education","lineage":["https://openalex.org/I2610724"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"U. Pross","raw_affiliation_strings":["Technische Universitat Chemnitz, Chemnitz, Sachsen, DE"],"affiliations":[{"raw_affiliation_string":"Technische Universitat Chemnitz, Chemnitz, Sachsen, DE","institution_ids":["https://openalex.org/I2610724"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020059616","display_name":"T. Leibelt","orcid":null},"institutions":[{"id":"https://openalex.org/I2610724","display_name":"Chemnitz University of Technology","ror":"https://ror.org/00a208s56","country_code":"DE","type":"education","lineage":["https://openalex.org/I2610724"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"T. Leibelt","raw_affiliation_strings":["Chair Circuit and Systems Design, Chemnitz University of Technology, Germany","CoreMountains GmbH Chemnitz, Germany"],"affiliations":[{"raw_affiliation_string":"Chair Circuit and Systems Design, Chemnitz University of Technology, Germany","institution_ids":["https://openalex.org/I2610724"]},{"raw_affiliation_string":"CoreMountains GmbH Chemnitz, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001903841","display_name":"Ulrich Heinkel","orcid":null},"institutions":[{"id":"https://openalex.org/I2610724","display_name":"Chemnitz University of Technology","ror":"https://ror.org/00a208s56","country_code":"DE","type":"education","lineage":["https://openalex.org/I2610724"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"U. Heinkel","raw_affiliation_strings":["BlueWonder Communications GmbH Dresden","Chair Circuit and Systems Design, Chemnitz University of Technology, Germany"],"affiliations":[{"raw_affiliation_string":"BlueWonder Communications GmbH Dresden","institution_ids":[]},{"raw_affiliation_string":"Chair Circuit and Systems Design, Chemnitz University of Technology, Germany","institution_ids":["https://openalex.org/I2610724"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033840026","display_name":"Joachim Kn\u00e4blein","orcid":null},"institutions":[{"id":"https://openalex.org/I1322087612","display_name":"Alcatel Lucent (Germany)","ror":"https://ror.org/00c5mwp75","country_code":"DE","type":"company","lineage":["https://openalex.org/I1322087612"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"J. Knablein","raw_affiliation_strings":["Alcatel-Lucent, Nuremberg, Germany","CoreMountains GmbH Chemnitz"],"affiliations":[{"raw_affiliation_string":"Alcatel-Lucent, Nuremberg, Germany","institution_ids":["https://openalex.org/I1322087612"]},{"raw_affiliation_string":"CoreMountains GmbH Chemnitz","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009208640","display_name":"Axel Schneider","orcid":"https://orcid.org/0000-0002-6632-3473"},"institutions":[{"id":"https://openalex.org/I1322087612","display_name":"Alcatel Lucent (Germany)","ror":"https://ror.org/00c5mwp75","country_code":"DE","type":"company","lineage":["https://openalex.org/I1322087612"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"A. Schneider","raw_affiliation_strings":["Alcatel-Lucent, Nuremberg, Germany"],"affiliations":[{"raw_affiliation_string":"Alcatel-Lucent, Nuremberg, Germany","institution_ids":["https://openalex.org/I1322087612"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5010768420"],"corresponding_institution_ids":["https://openalex.org/I2610724"],"apc_list":null,"apc_paid":null,"fwci":0.2497,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59612605,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"15","last_page":"20"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/header","display_name":"Header","score":0.8125973343849182},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8026992082595825},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6937056183815002},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.666048526763916},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6485607028007507},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.618187665939331},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6007735729217529},{"id":"https://openalex.org/keywords/ethernet","display_name":"Ethernet","score":0.5979651212692261},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.5158326029777527},{"id":"https://openalex.org/keywords/synchronous-ethernet","display_name":"Synchronous Ethernet","score":0.46272411942481995},{"id":"https://openalex.org/keywords/network-switch","display_name":"Network switch","score":0.4469949007034302},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17011895775794983}],"concepts":[{"id":"https://openalex.org/C48105269","wikidata":"https://www.wikidata.org/wiki/Q1141160","display_name":"Header","level":2,"score":0.8125973343849182},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8026992082595825},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6937056183815002},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.666048526763916},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6485607028007507},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.618187665939331},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6007735729217529},{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.5979651212692261},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.5158326029777527},{"id":"https://openalex.org/C205215620","wikidata":"https://www.wikidata.org/wiki/Q7662206","display_name":"Synchronous Ethernet","level":3,"score":0.46272411942481995},{"id":"https://openalex.org/C119404949","wikidata":"https://www.wikidata.org/wiki/Q4503","display_name":"Network switch","level":2,"score":0.4469949007034302},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17011895775794983},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dasip.2010.5706240","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dasip.2010.5706240","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Conference on Design and Architectures for Signal and Image Processing (DASIP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W197681058","https://openalex.org/W570130807","https://openalex.org/W1568223083","https://openalex.org/W1591012103","https://openalex.org/W1918928665","https://openalex.org/W1977327782","https://openalex.org/W2060153299","https://openalex.org/W2098571523","https://openalex.org/W2115294662","https://openalex.org/W2120126802","https://openalex.org/W2149000749","https://openalex.org/W2149052212","https://openalex.org/W2154761477","https://openalex.org/W2155071901","https://openalex.org/W2165547651","https://openalex.org/W2165979994","https://openalex.org/W2485222175","https://openalex.org/W2535507954","https://openalex.org/W3145237092","https://openalex.org/W3147678941","https://openalex.org/W3149863625","https://openalex.org/W4235236695","https://openalex.org/W4246889006","https://openalex.org/W4248152213"],"related_works":["https://openalex.org/W2970351229","https://openalex.org/W2356904129","https://openalex.org/W2129255461","https://openalex.org/W2366457522","https://openalex.org/W2172061050","https://openalex.org/W2103919863","https://openalex.org/W2348394835","https://openalex.org/W2982880713","https://openalex.org/W2350040417","https://openalex.org/W2389482485"],"abstract_inverted_index":{"This":[0],"paper":[1,24],"describes":[2],"the":[3,23,26,29,34,37,40,82,86],"implementation":[4],"of":[5,22,28,39,47],"a":[6,11,48,68],"heterogeneous":[7],"network":[8,35,41],"node":[9,42,45],"as":[10],"reconfigurable":[12,54],"application":[13],"based":[14],"on":[15],"embedded":[16],"ASIC":[17,50],"technology.":[18],"The":[19,44,62],"key":[20],"points":[21],"are":[25],"distribution":[27],"reconfiguration":[30],"data":[31,75,79],"in-band":[32],"over":[33],"and":[36,52,89],"in-service-reconfiguration":[38],"itself.":[43],"consists":[46],"static":[49],"part":[51],"three":[53],"various-grained":[55],"FPGA-like":[56],"areas":[57],"included":[58],"in":[59,85],"one":[60],"chip.":[61],"overall":[63],"goal":[64],"is":[65],"to":[66],"implement":[67],"system":[69],"that":[70],"can":[71],"monitor":[72],"an":[73],"Ethernet":[74,87],"stream,":[76],"extracts":[77],"configuration":[78],"marked":[80],"by":[81],"EtherType":[83],"field":[84],"header":[88],"updates":[90],"its":[91],"functionality":[92],"during":[93],"operation":[94],"time.":[95]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}