{"id":"https://openalex.org/W7138831145","doi":"https://doi.org/10.1109/dac63849.2025.11435108","title":"UVLLM: An Automated Universal RTL Verification Framework using LLMs","display_name":"UVLLM: An Automated Universal RTL Verification Framework using LLMs","publication_year":2025,"publication_date":"2025-06-22","ids":{"openalex":"https://openalex.org/W7138831145","doi":"https://doi.org/10.1109/dac63849.2025.11435108"},"language":null,"primary_location":{"id":"doi:10.1109/dac63849.2025.11435108","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11435108","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Yuchen Hu","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Yuchen Hu","raw_affiliation_strings":["Southeast University,School of Integrated Circuits,China"],"affiliations":[]},{"author_position":"middle","author":{"id":null,"display_name":"Junhao Ye","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Junhao Ye","raw_affiliation_strings":["Southeast University,School of Integrated Circuits,China"],"affiliations":[]},{"author_position":"middle","author":{"id":null,"display_name":"Ke Xu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ke Xu","raw_affiliation_strings":["Southeast University,School of Integrated Circuits,China"],"affiliations":[]},{"author_position":"middle","author":{"id":null,"display_name":"Jialin Sun","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jialin Sun","raw_affiliation_strings":["Southeast University,School of Integrated Circuits,China"],"affiliations":[]},{"author_position":"middle","author":{"id":null,"display_name":"Shiyue Zhang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shiyue Zhang","raw_affiliation_strings":["Southeast University,School of Integrated Circuits,China"],"affiliations":[]},{"author_position":"middle","author":{"id":null,"display_name":"Xinyao Jiao","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Xinyao Jiao","raw_affiliation_strings":["Southeast University,School of Integrated Circuits,China"],"affiliations":[]},{"author_position":"middle","author":{"id":null,"display_name":"Dingrong Pan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dingrong Pan","raw_affiliation_strings":["National Center of Technology Innovation for EDA,China"],"affiliations":[]},{"author_position":"middle","author":{"id":null,"display_name":"Jie Zhou","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jie Zhou","raw_affiliation_strings":["Southeast University,School of Integrated Circuits,China"],"affiliations":[]},{"author_position":"middle","author":{"id":null,"display_name":"Ning Wang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ning Wang","raw_affiliation_strings":["City University of Hong Kong,Department of Computer Science,Hong Kong"],"affiliations":[]},{"author_position":"middle","author":{"id":null,"display_name":"Weiwei Shan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Weiwei Shan","raw_affiliation_strings":["Southeast University,School of Integrated Circuits,China"],"affiliations":[]},{"author_position":"middle","author":{"id":null,"display_name":"Xinwei Fang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Xinwei Fang","raw_affiliation_strings":["University of York,Department of Computer Science,UK"],"affiliations":[]},{"author_position":"middle","author":{"id":null,"display_name":"Xi Wang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Xi Wang","raw_affiliation_strings":["Southeast University,School of Integrated Circuits,China"],"affiliations":[]},{"author_position":"middle","author":{"id":null,"display_name":"Nan Guan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Nan Guan","raw_affiliation_strings":["City University of Hong Kong,Department of Computer Science,Hong Kong"],"affiliations":[]},{"author_position":"last","author":{"id":null,"display_name":"Zhe Jiang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zhe Jiang","raw_affiliation_strings":["Southeast University,School of Integrated Circuits,China"],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":14,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.78580285,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.3684999942779541,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.3684999942779541,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.21160000562667847,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.18639999628067017,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.5805000066757202},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.5746999979019165},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.4399999976158142},{"id":"https://openalex.org/keywords/syntax","display_name":"Syntax","score":0.4027000069618225},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.4025000035762787},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.3986000120639801},{"id":"https://openalex.org/keywords/verification","display_name":"Verification","score":0.3799999952316284},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.35850000381469727}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.730400025844574},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.5805000066757202},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.5746999979019165},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.4399999976158142},{"id":"https://openalex.org/C60048249","wikidata":"https://www.wikidata.org/wiki/Q37437","display_name":"Syntax","level":2,"score":0.4027000069618225},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.4025000035762787},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.3986000120639801},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3977999985218048},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3894999921321869},{"id":"https://openalex.org/C142284323","wikidata":"https://www.wikidata.org/wiki/Q7921323","display_name":"Verification","level":5,"score":0.3799999952316284},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.37940001487731934},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.35850000381469727},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.3488999903202057},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.3287999927997589},{"id":"https://openalex.org/C70587473","wikidata":"https://www.wikidata.org/wiki/Q7834111","display_name":"Transformative learning","level":2,"score":0.32510000467300415},{"id":"https://openalex.org/C195344581","wikidata":"https://www.wikidata.org/wiki/Q2555318","display_name":"Automated reasoning","level":2,"score":0.3093000054359436},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3075000047683716},{"id":"https://openalex.org/C33054407","wikidata":"https://www.wikidata.org/wiki/Q6504747","display_name":"Software verification","level":5,"score":0.2930000126361847},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.2849000096321106},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.2694000005722046},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.26190000772476196},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.26170000433921814}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac63849.2025.11435108","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11435108","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth","score":0.681803286075592}],"awards":[],"funders":[{"id":"https://openalex.org/F4320337504","display_name":"Research and Development","ror":"https://ror.org/027s68j25"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Verifying":[0],"hardware":[1,138,150],"designs":[2],"in":[3,110,137,148],"embedded":[4],"systems":[5],"is":[6],"crucial":[7],"but":[8],"often":[9],"labor-intensive":[10],"and":[11,58,92,141,157],"time-consuming.":[12],"While":[13],"existing":[14,73],"solutions":[15],"have":[16],"improved":[17],"automation,":[18],"they":[19],"frequently":[20],"rely":[21],"on":[22,100,126],"unrealistic":[23],"assumptions.":[24,50],"To":[25],"address":[26],"these":[27,49],"challenges,":[28],"we":[29],"introduce":[30],"a":[31,66,85,93,107],"novel":[32],"framework,":[33],"UVLLM,":[34],"which":[35],"combines":[36],"Large":[37],"Language":[38],"Models":[39],"(LLMs)":[40],"with":[41],"the":[42,54,117,132],"Universal":[43],"Verification":[44],"Methodology":[45],"(UVM)":[46],"to":[47],"relax":[48],"UVLLM":[51,75],"significantly":[52],"enhances":[53],"automation":[55],"of":[56,69,90,98,120,135,155],"testing":[57],"repairing":[59],"error-prone":[60],"Register":[61],"Transfer":[62],"Level":[63],"(RTL)":[64],"codes,":[65],"critical":[67],"aspect":[68],"verification":[70,111,140],"development.":[71],"Unlike":[72],"methods,":[74],"ensures":[76],"that":[77],"all":[78],"errors":[79],"are":[80],"triggered":[81],"during":[82],"verification,":[83],"achieving":[84],"syntax":[86],"error":[87,95],"fix":[88,96],"rate":[89,97],"86.99%":[91],"functional":[94],"71.92%":[99],"our":[101,114],"proposed":[102],"benchmark.":[103],"These":[104],"results":[105],"demonstrate":[106],"substantial":[108],"improvement":[109],"efficiency.":[112],"Additionally,":[113],"study":[115],"highlights":[116],"current":[118],"limitations":[119],"LLM":[121],"applications,":[122],"particularly":[123],"their":[124],"reliance":[125],"extensive":[127],"training":[128],"data.":[129],"We":[130],"emphasize":[131],"transformative":[133],"potential":[134],"LLMs":[136],"design":[139,151],"suggest":[142],"promising":[143],"directions":[144],"for":[145],"future":[146],"research":[147],"AI-driven":[149],"methodologies.":[152],"The":[153],"Repo.":[154],"dataset":[156],"code:":[158],"https://github.com/SEU-ACAL/reproduce-UVLLM-DAC-25/.":[159]},"counts_by_year":[],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-10-10T00:00:00"}