{"id":"https://openalex.org/W4414198540","doi":"https://doi.org/10.1109/dac63849.2025.11133087","title":"Synthesis of CFET Cell Library Leveraging Backside Metal Routing","display_name":"Synthesis of CFET Cell Library Leveraging Backside Metal Routing","publication_year":2025,"publication_date":"2025-06-22","ids":{"openalex":"https://openalex.org/W4414198540","doi":"https://doi.org/10.1109/dac63849.2025.11133087"},"language":"en","primary_location":{"id":"doi:10.1109/dac63849.2025.11133087","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11133087","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103189976","display_name":"Ting-Xin Lin","orcid":"https://orcid.org/0009-0000-8941-3992"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Ting-Xin Lin","raw_affiliation_strings":["National Yang Ming Chiao Tung University,Department of Computer Science,Hsinchu,Taiwan"],"affiliations":[{"raw_affiliation_string":"National Yang Ming Chiao Tung University,Department of Computer Science,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034618339","display_name":"Yih-Lang Li","orcid":"https://orcid.org/0000-0002-6441-2392"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yih-Lang Li","raw_affiliation_strings":["National Yang Ming Chiao Tung University,Department of Computer Science,Hsinchu,Taiwan"],"affiliations":[{"raw_affiliation_string":"National Yang Ming Chiao Tung University,Department of Computer Science,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5103189976"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.25652162,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9865999817848206,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9797999858856201,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6783999800682068},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.631600022315979},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.5914000272750854},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5864999890327454},{"id":"https://openalex.org/keywords/folding","display_name":"Folding (DSP implementation)","score":0.5296000242233276},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.49619999527931213},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.39570000767707825}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6783999800682068},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.631600022315979},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.5914000272750854},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5864999890327454},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5799000263214111},{"id":"https://openalex.org/C2776545253","wikidata":"https://www.wikidata.org/wiki/Q5464292","display_name":"Folding (DSP implementation)","level":2,"score":0.5296000242233276},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.49619999527931213},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.39570000767707825},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.29030001163482666},{"id":"https://openalex.org/C76522221","wikidata":"https://www.wikidata.org/wiki/Q5035396","display_name":"Multipath routing","level":5,"score":0.288100004196167},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2840999960899353},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.2824000120162964},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2709999978542328},{"id":"https://openalex.org/C87044965","wikidata":"https://www.wikidata.org/wiki/Q1091139","display_name":"Enhanced Interior Gateway Routing Protocol","level":5,"score":0.26660001277923584},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.26579999923706055},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26330000162124634},{"id":"https://openalex.org/C115443555","wikidata":"https://www.wikidata.org/wiki/Q5367790","display_name":"Equal-cost multi-path routing","level":5,"score":0.2612000107765198},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.25870001316070557},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.25850000977516174},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.25290000438690186}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac63849.2025.11133087","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac63849.2025.11133087","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 62nd ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1480909796","https://openalex.org/W2103331344","https://openalex.org/W2169652762","https://openalex.org/W2346205343","https://openalex.org/W2626325543","https://openalex.org/W2937730914","https://openalex.org/W2997716136","https://openalex.org/W3143696222","https://openalex.org/W3199237979","https://openalex.org/W4200437295","https://openalex.org/W4226268775","https://openalex.org/W4392678658","https://openalex.org/W4408395201"],"related_works":[],"abstract_inverted_index":{"As":[0],"technology":[1],"nodes":[2],"continue":[3],"to":[4,26,37,73,104,135,150,183],"shrink,":[5],"Complementary":[6],"FET":[7],"(CFET)":[8],"structures,":[9],"which":[10,169],"stack":[11],"PMOS":[12],"and":[13,41,87,114,128,145,174,193,199],"NMOS":[14],"together,":[15],"have":[16,53],"emerged":[17],"as":[18],"a":[19],"promising":[20],"candidate":[21],"for":[22],"next-generation":[23],"technology.":[24],"Due":[25],"the":[27,32,42,47,71,75,81,94,101,110,120,125,137,152,171],"reduction":[28],"in":[29,119,195],"routing":[30,39,62,78,107],"tracks,":[31,198],"insertion":[33],"of":[34,44,49,96,140,158,190],"dummy":[35],"polys":[36],"increase":[38],"resources":[40,79,108],"use":[43],"M2":[45],"during":[46],"synthesis":[48,85,112],"CFET":[50,82,90,121],"standard":[51,83],"cells":[52],"become":[54],"more":[55,64],"inevitable.":[56],"These":[57],"two":[58],"factors":[59],"make":[60],"block-level":[61],"significantly":[63],"challenging.":[65],"To":[66,93],"address":[67,116],"this,":[68],"we":[69,131,187],"introduce":[70],"methods":[72],"utilize":[74,132],"backside":[76],"(BS)":[77],"at":[80,109],"cell":[84,111,176],"stage":[86,113],"efficiently":[88,115],"handle":[89],"transistor":[91,117,126],"folding.":[92],"best":[95],"our":[97],"knowledge,":[98],"this":[99],"is":[100],"first":[102],"work":[103,185],"consider":[105],"BS":[106],"folding":[118,127],"stacked":[122],"structure.":[123],"In":[124],"placement":[129],"stages,":[130],"Euler":[133],"paths":[134],"estimate":[136],"lower":[138],"bound":[139],"contacted":[141],"poly":[142],"pitch":[143],"(CPP)":[144],"apply":[146],"dynamic":[147],"programming":[148],"(DP)":[149],"calculate":[151],"frontside":[153],"minimum":[154],"required":[155],"tracks":[156,170],"(FMRT)":[157],"BS-resource-aware":[159],"placements.":[160],"The":[161],"subsequent":[162],"satisfiability":[163],"modulo":[164],"theories":[165],"(SMT)":[166],"approach":[167],"determines":[168],"devices":[172],"occupy":[173],"completes":[175],"routing.":[177],"Experimental":[178],"results":[179],"show":[180],"that":[181],"compared":[182],"previous":[184],"[11],":[186],"achieve":[188],"reductions":[189],"1%,":[191],"45%,":[192],"19%":[194],"#CPP,":[196],"#M2":[197],"runtime,":[200],"respectively.":[201]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-10-10T00:00:00"}