{"id":"https://openalex.org/W3214237793","doi":"https://doi.org/10.1109/dac18074.2021.9586331","title":"Deep Integration of Circuit Simulator and SAT Solver","display_name":"Deep Integration of Circuit Simulator and SAT Solver","publication_year":2021,"publication_date":"2021-11-08","ids":{"openalex":"https://openalex.org/W3214237793","doi":"https://doi.org/10.1109/dac18074.2021.9586331","mag":"3214237793"},"language":"en","primary_location":{"id":"doi:10.1109/dac18074.2021.9586331","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac18074.2021.9586331","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 58th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015683941","display_name":"He-Teng Zhang","orcid":"https://orcid.org/0000-0001-6715-2242"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"He-Teng Zhang","raw_affiliation_strings":["Department of Electrical Engineering, National Taiwan University, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Taiwan University, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078604015","display_name":"Jie-Hong R. Jiang","orcid":"https://orcid.org/0000-0002-2279-4732"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jie-Hong R. Jiang","raw_affiliation_strings":["Department of Electrical Engineering, National Taiwan University, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Taiwan University, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023405941","display_name":"Luca Amar\u00f9","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Luca Amaru","raw_affiliation_strings":["Synopsys Inc., Design Group, Sunnyvale, California, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Inc., Design Group, Sunnyvale, California, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110450560","display_name":"Alan Mishchenko","orcid":"https://orcid.org/0009-0004-1303-6261"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alan Mishchenko","raw_affiliation_strings":["Department of EECS, University of California, Berkeley"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EECS, University of California, Berkeley","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064568178","display_name":"Robert K. Brayton","orcid":"https://orcid.org/0000-0002-3861-1718"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Robert Brayton","raw_affiliation_strings":["Department of EECS, University of California, Berkeley"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EECS, University of California, Berkeley","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"877","last_page":"882"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.8384410738945007},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7830193042755127},{"id":"https://openalex.org/keywords/boolean-satisfiability-problem","display_name":"Boolean satisfiability problem","score":0.7754725217819214},{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.6738331317901611},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5859965682029724},{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.5557317137718201},{"id":"https://openalex.org/keywords/solver","display_name":"Solver","score":0.5438128709793091},{"id":"https://openalex.org/keywords/preprocessor","display_name":"Preprocessor","score":0.5062381625175476},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5041486024856567},{"id":"https://openalex.org/keywords/satisfiability","display_name":"Satisfiability","score":0.4775617718696594},{"id":"https://openalex.org/keywords/equivalence","display_name":"Equivalence (formal languages)","score":0.47080671787261963},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.44766637682914734},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.42611029744148254},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42142951488494873},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.41961103677749634},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.39185380935668945},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3806132674217224},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3763558268547058},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3563442826271057},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.34947875142097473},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.20842978358268738},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20714706182479858},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10384738445281982}],"concepts":[{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.8384410738945007},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7830193042755127},{"id":"https://openalex.org/C6943359","wikidata":"https://www.wikidata.org/wiki/Q875276","display_name":"Boolean satisfiability problem","level":2,"score":0.7754725217819214},{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.6738331317901611},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5859965682029724},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.5557317137718201},{"id":"https://openalex.org/C2778770139","wikidata":"https://www.wikidata.org/wiki/Q1966904","display_name":"Solver","level":2,"score":0.5438128709793091},{"id":"https://openalex.org/C34736171","wikidata":"https://www.wikidata.org/wiki/Q918333","display_name":"Preprocessor","level":2,"score":0.5062381625175476},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5041486024856567},{"id":"https://openalex.org/C168773769","wikidata":"https://www.wikidata.org/wiki/Q1350299","display_name":"Satisfiability","level":2,"score":0.4775617718696594},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.47080671787261963},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.44766637682914734},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.42611029744148254},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42142951488494873},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.41961103677749634},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.39185380935668945},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3806132674217224},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3763558268547058},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3563442826271057},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.34947875142097473},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.20842978358268738},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20714706182479858},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10384738445281982},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dac18074.2021.9586331","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac18074.2021.9586331","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 58th ACM/IEEE Design Automation Conference (DAC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5699999928474426}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322108","display_name":"Ministry of Science and Technology","ror":"https://ror.org/032e49973"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1549820563","https://openalex.org/W1566041312","https://openalex.org/W2007701500","https://openalex.org/W2096466247","https://openalex.org/W2102945171","https://openalex.org/W2140132043","https://openalex.org/W2166795801","https://openalex.org/W2944997892","https://openalex.org/W3092481364","https://openalex.org/W3138459719","https://openalex.org/W3151473321","https://openalex.org/W4240866746","https://openalex.org/W4243933347","https://openalex.org/W4251860244","https://openalex.org/W4252315883","https://openalex.org/W6630973549","https://openalex.org/W6665802101","https://openalex.org/W6679299262","https://openalex.org/W6681501361"],"related_works":["https://openalex.org/W1989756446","https://openalex.org/W3151473321","https://openalex.org/W2370295989","https://openalex.org/W2369639201","https://openalex.org/W2060407451","https://openalex.org/W2389109338","https://openalex.org/W4299734787","https://openalex.org/W1875129848","https://openalex.org/W3214237793","https://openalex.org/W1496882086"],"abstract_inverted_index":{"The":[0,64,96],"paper":[1],"addresses":[2],"a":[3,19,23,37,47,68,102],"key":[4],"aspect":[5],"of":[6,18,30],"efficient":[7],"computation":[8,73],"in":[9,71,77,104],"logic":[10],"synthesis":[11],"and":[12,22,46,85,89],"formal":[13],"verification,":[14],"namely,":[15],"the":[16,107],"integration":[17,66],"circuit":[20],"simulator":[21],"Boolean":[24],"satisfiability":[25],"solver.":[26],"A":[27],"novel":[28],"way":[29],"interfacing":[31],"these":[32],"is":[33,53],"proposed":[34,65],"along":[35],"with":[36],"fast":[38],"preprocessing":[39],"step":[40],"to":[41,101],"detect":[42],"easy":[43],"SAT":[44,50,82],"instances":[45],"new":[48],"hybrid":[49],"solver,":[51],"which":[52],"more":[54],"robust":[55],"for":[56,93],"hardware":[57],"designs":[58],"than":[59],"are":[60,110],"state-of-the-art":[61],"CNF-based":[62],"solvers.":[63],"enables":[67],"10x":[69],"speedup":[70,97],"essential":[72],"engines":[74],"widely":[75],"used":[76],"industrial":[78],"EDA":[79],"tools,":[80],"including":[81],"sweeping,":[83],"combinational":[84],"sequential":[86],"equivalence":[87],"checking,":[88],"computing":[90],"structural":[91],"choices":[92],"technology":[94],"mapping.":[95],"does":[98],"not":[99],"lead":[100],"loss":[103],"quality":[105],"because":[106],"computed":[108],"equivalences":[109],"canonical.":[111]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}