{"id":"https://openalex.org/W2073983685","doi":"https://doi.org/10.1109/cse.2013.117","title":"A Novel Architecture to Identify the Microprocessor Chips by Implanting Timing-Fault Execution Unit","display_name":"A Novel Architecture to Identify the Microprocessor Chips by Implanting Timing-Fault Execution Unit","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W2073983685","doi":"https://doi.org/10.1109/cse.2013.117","mag":"2073983685"},"language":"en","primary_location":{"id":"doi:10.1109/cse.2013.117","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cse.2013.117","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 16th International Conference on Computational Science and Engineering","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Huang Xiaoping","orcid":null},"institutions":[{"id":"https://openalex.org/I17145004","display_name":"Northwestern Polytechnical University","ror":"https://ror.org/01y0j0j86","country_code":"CN","type":"education","lineage":["https://openalex.org/I17145004"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huang Xiaoping","raw_affiliation_strings":["School of Computer Science, Northwestern Polytechnical University, Xi'an, China","Sch. of Comput. Sci., Northwestern Polytech. Univ., Xi'an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, Northwestern Polytechnical University, Xi'an, China","institution_ids":["https://openalex.org/I17145004"]},{"raw_affiliation_string":"Sch. of Comput. Sci., Northwestern Polytech. Univ., Xi'an, China","institution_ids":["https://openalex.org/I17145004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078828403","display_name":"Jianfeng An","orcid":"https://orcid.org/0000-0001-6559-1196"},"institutions":[{"id":"https://openalex.org/I17145004","display_name":"Northwestern Polytechnical University","ror":"https://ror.org/01y0j0j86","country_code":"CN","type":"education","lineage":["https://openalex.org/I17145004"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"An Jianfeng","raw_affiliation_strings":["School of Computer Science, Northwestern Polytechnical University, Xi'an, China","Sch. of Comput. Sci., Northwestern Polytech. Univ., Xi'an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, Northwestern Polytechnical University, Xi'an, China","institution_ids":["https://openalex.org/I17145004"]},{"raw_affiliation_string":"Sch. of Comput. Sci., Northwestern Polytech. Univ., Xi'an, China","institution_ids":["https://openalex.org/I17145004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I17145004"],"apc_list":null,"apc_paid":null,"fwci":0.6345,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.70974686,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"766","last_page":"769"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9930999875068665,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9832000136375427,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7679827809333801},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6895400285720825},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6042746305465698},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5125882029533386},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.4943699836730957},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4712201654911041},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4511527121067047},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.43871569633483887},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.43601012229919434},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.42958196997642517},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39642614126205444},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.09890154004096985},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.09114834666252136},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.08354076743125916},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08257642388343811}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7679827809333801},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6895400285720825},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6042746305465698},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5125882029533386},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.4943699836730957},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4712201654911041},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4511527121067047},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.43871569633483887},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.43601012229919434},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.42958196997642517},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39642614126205444},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.09890154004096985},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.09114834666252136},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.08354076743125916},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08257642388343811},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cse.2013.117","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cse.2013.117","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 16th International Conference on Computational Science and Engineering","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2004058644","https://openalex.org/W2104401100","https://openalex.org/W2116374153","https://openalex.org/W2123841788","https://openalex.org/W2135064681","https://openalex.org/W2135839484","https://openalex.org/W2225497109"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W2300671402","https://openalex.org/W2015457513","https://openalex.org/W4312888585","https://openalex.org/W3100547819"],"abstract_inverted_index":{"To":[0],"protect":[1],"the":[2,27,34,37,48,64,67,70,112,134,139,151,158,178],"Intellectual":[3],"Property":[4],"of":[5,30,36,63,66,91,102],"Integrated":[6],"Circuit,":[7],"We":[8,110,176],"present":[9],"a":[10,31,89,127,182],"novel":[11],"architecture":[12,180],"which":[13],"exploits":[14],"and":[15,54,78,107,145,162,169,185],"analyze":[16],"error":[17,53,71,135],"information":[18,72,136],"produced":[19,137],"by":[20,120,138,171],"an":[21],"embedded":[22],"timing-fault":[23,85,124],"execution":[24,39,86],"unit":[25,87,142],"in":[26,114,126],"data":[28],"path":[29],"microprocessor.":[32,109],"As":[33],"timing":[35,45,140],"fault":[38,141],"circuit":[40],"doesn't":[41],"meet":[42],"microprocessor":[43,159],"global":[44],"requirement":[46],"intentionally,":[47],"computation":[49],"result":[50],"appears":[51],"randomly":[52],"will":[55,73,79],"depend":[56],"on":[57],"manufacturing":[58,68],"process":[59],"environment":[60],"ultimately.":[61],"Because":[62],"variations":[65],"process,":[69],"vary":[74],"between":[75],"different":[76],"chips":[77],"not":[80],"be":[81,154,167],"easily":[82,155],"predicted.":[83],"The":[84],"is":[88,143,181],"kind":[90],"PUF":[92],"(Physical":[93],"Unclonable":[94],"Function)":[95],"essentially,":[96],"it":[97],"utilizes":[98],"setup":[99],"time":[100],"violations":[101],"D-type":[103],"Flip-flop":[104],"to":[105,188],"identify":[106,189],"encrypt":[108],"verify":[111],"idea":[113],"Diligent":[115],"Genesys":[116],"Xilinx":[117],"FPGA":[118],"board":[119],"implanting":[121],"one":[122],"32-bit":[123],"adder":[125],"processor":[128,190],"RTL":[129],"model.":[130],"It":[131],"demonstrated":[132],"that":[133],"unique":[144],"has":[146],"better":[147],"random":[148],"distribution,":[149],"also":[150],"method":[152],"can":[153,166],"integrated":[156],"into":[157],"design":[160],"flow":[161],"Complex":[163],"Challenge-Response":[164],"pairs":[165],"generated":[168],"captured":[170],"online":[172],"high-level":[173],"instruction":[174],"streams.":[175],"argue":[177],"proposed":[179],"more":[183],"practical":[184],"hopeful":[186],"way":[187],"chips.":[191]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}