{"id":"https://openalex.org/W1492182311","doi":"https://doi.org/10.1109/cscs.2015.40","title":"Hardware Loop and Loop Skip Generation Algorithm for the Star Core\u00ae Architecture: Architecture, Application and Compiler Design Interaction in the Embedded Domain","display_name":"Hardware Loop and Loop Skip Generation Algorithm for the Star Core\u00ae Architecture: Architecture, Application and Compiler Design Interaction in the Embedded Domain","publication_year":2015,"publication_date":"2015-05-01","ids":{"openalex":"https://openalex.org/W1492182311","doi":"https://doi.org/10.1109/cscs.2015.40","mag":"1492182311"},"language":"en","primary_location":{"id":"doi:10.1109/cscs.2015.40","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cscs.2015.40","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 20th International Conference on Control Systems and Computer Science","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037602980","display_name":"Anca Burlacu-Zane","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Anca Burlacu-Zane","raw_affiliation_strings":["Freescale Semiconductor Romania, FSL, Bucharest, Romania","Freescale Semicond. Romania, FSL, Bucharest, Romania"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor Romania, FSL, Bucharest, Romania","institution_ids":[]},{"raw_affiliation_string":"Freescale Semicond. Romania, FSL, Bucharest, Romania","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5037602980"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.01838335,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"273","last_page":"278"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9829000234603882,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8321524858474731},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7634485960006714},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5916398167610168},{"id":"https://openalex.org/keywords/x86","display_name":"x86","score":0.5726081728935242},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5526849627494812},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4702070355415344},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.438524067401886},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.4375796318054199},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.41939273476600647},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4135608673095703},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.389922171831131},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3592115640640259},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18785354495048523},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.08043938875198364}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8321524858474731},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7634485960006714},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5916398167610168},{"id":"https://openalex.org/C170723468","wikidata":"https://www.wikidata.org/wiki/Q182933","display_name":"x86","level":3,"score":0.5726081728935242},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5526849627494812},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4702070355415344},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.438524067401886},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.4375796318054199},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.41939273476600647},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4135608673095703},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.389922171831131},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3592115640640259},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18785354495048523},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.08043938875198364},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cscs.2015.40","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cscs.2015.40","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 20th International Conference on Control Systems and Computer Science","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1491178396","https://openalex.org/W1500117749","https://openalex.org/W1842898077","https://openalex.org/W2114067856","https://openalex.org/W6629325410","https://openalex.org/W6677084613"],"related_works":["https://openalex.org/W2319687164","https://openalex.org/W1556297113","https://openalex.org/W2572037897","https://openalex.org/W2077289773","https://openalex.org/W2352569066","https://openalex.org/W4239668215","https://openalex.org/W2379636925","https://openalex.org/W3046508871","https://openalex.org/W2390600871","https://openalex.org/W1927072911"],"abstract_inverted_index":{"Lately":[0],"it":[1,46,92,108,119],"has":[2,83],"been":[3],"argued":[4],"that":[5,45],"standard":[6],"architectures":[7],"as":[8,146],"modern":[9],"x86":[10],"can":[11,120],"outperform":[12],"classic":[13],"Digital":[14,78],"Signal":[15,79],"Processors":[16],"in":[17,88],"the":[18,49,52,104,112,142],"embedded":[19],"domain.":[20],"X86":[21],"started":[22],"to":[23,90],"include":[24],"some":[25],"classical":[26],"DSP":[27],"features":[28],"and":[29,73,87,115,117,137],"have":[30],"greater":[31],"support":[32],"for":[33,130,141],"I/O,":[34],"file":[35],"access,":[36],"extended":[37],"memory":[38,64],"etc.":[39],"However,":[40],"even":[41],"those":[42],"studies":[43],"showed":[44],"depends":[47],"on":[48,62,77,103],"characteristics":[50],"of":[51,134],"targeted":[53,113],"domains.":[54],"Specific":[55],"algorithms":[56],"(echo":[57],"canceling":[58],"etc)":[59],"perform":[60,75],"better":[61],"ASICs,":[63],"intensive":[65],"ones":[66],"(audio/video":[67],"players)":[68],"are":[69],"advantaged":[70],"by":[71,99,111,126],"GPUs,":[72],"coders/decoders":[74],"best":[76],"Processors.":[80],"Each":[81],"architecture":[82,114,122],"its":[84],"target":[85],"applications":[86,116],"order":[89],"succeed":[91],"needs":[93],"associated":[94,138],"tools.":[95],"This":[96],"paper":[97],"starts":[98],"presenting":[100],"a":[101,147],"study":[102],"compiler's":[105],"view,":[106],"how":[107,118],"is":[109],"influenced":[110],"influence":[121],"design.":[123],"It":[124],"continues":[125],"introducing":[127],"an":[128],"algorithm":[129],"compiler":[131],"automatic":[132],"generation":[133],"hardware":[135],"loop":[136,139],"skip":[140],"Star":[143],"Core\u00ae":[144],"architecture,":[145],"practical":[148],"application.":[149]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}