{"id":"https://openalex.org/W1997812424","doi":"https://doi.org/10.1109/coolchips.2012.6216589","title":"Dependable Responsive Multithreaded Processor for distributed real-time systems","display_name":"Dependable Responsive Multithreaded Processor for distributed real-time systems","publication_year":2012,"publication_date":"2012-04-01","ids":{"openalex":"https://openalex.org/W1997812424","doi":"https://doi.org/10.1109/coolchips.2012.6216589","mag":"1997812424"},"language":"en","primary_location":{"id":"doi:10.1109/coolchips.2012.6216589","is_oa":false,"landing_page_url":"https://doi.org/10.1109/coolchips.2012.6216589","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE COOL Chips XV","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006501197","display_name":"Suito Kazutoshi","orcid":null},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazutoshi Suito","raw_affiliation_strings":["Graduate School of Science and Technology, Keio University, Yokohama, Kanagawa, Japan","Graduate School of Science and Technology Keio University 3-14-1 Hiyoshi, Kohoku-ku Yokohama Kanagawa 223-8522 Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Keio University, Yokohama, Kanagawa, Japan","institution_ids":["https://openalex.org/I203951103"]},{"raw_affiliation_string":"Graduate School of Science and Technology Keio University 3-14-1 Hiyoshi, Kohoku-ku Yokohama Kanagawa 223-8522 Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016177771","display_name":"Kei Fujii","orcid":null},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kei Fujii","raw_affiliation_strings":["Graduate School of Science and Technology, Keio University, Yokohama, Kanagawa, Japan","Graduate School of Science and Technology Keio University 3-14-1 Hiyoshi, Kohoku-ku Yokohama Kanagawa 223-8522 Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Keio University, Yokohama, Kanagawa, Japan","institution_ids":["https://openalex.org/I203951103"]},{"raw_affiliation_string":"Graduate School of Science and Technology Keio University 3-14-1 Hiyoshi, Kohoku-ku Yokohama Kanagawa 223-8522 Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041549339","display_name":"Hiroki Matsutani","orcid":"https://orcid.org/0000-0001-9578-3842"},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroki Matsutani","raw_affiliation_strings":["Graduate School of Science and Technology, Keio University, Yokohama, Kanagawa, Japan","Graduate School of Science and Technology Keio University 3-14-1 Hiyoshi, Kohoku-ku Yokohama Kanagawa 223-8522 Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Keio University, Yokohama, Kanagawa, Japan","institution_ids":["https://openalex.org/I203951103"]},{"raw_affiliation_string":"Graduate School of Science and Technology Keio University 3-14-1 Hiyoshi, Kohoku-ku Yokohama Kanagawa 223-8522 Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111606328","display_name":"Nobuyuki Yamasaki","orcid":null},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Nobuyuki Yamasaki","raw_affiliation_strings":["Graduate School of Science and Technology, Keio University, Yokohama, Kanagawa, Japan","Graduate School of Science and Technology Keio University 3-14-1 Hiyoshi, Kohoku-ku Yokohama Kanagawa 223-8522 Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Keio University, Yokohama, Kanagawa, Japan","institution_ids":["https://openalex.org/I203951103"]},{"raw_affiliation_string":"Graduate School of Science and Technology Keio University 3-14-1 Hiyoshi, Kohoku-ku Yokohama Kanagawa 223-8522 Japan","institution_ids":["https://openalex.org/I203951103"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I203951103"],"apc_list":null,"apc_paid":null,"fwci":0.7565,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.65246594,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7727755904197693},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7103287577629089},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5845136642456055},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5040053725242615},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4598693549633026},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.44947168231010437},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4076046347618103},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21224668622016907},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13912442326545715}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7727755904197693},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7103287577629089},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5845136642456055},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5040053725242615},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4598693549633026},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.44947168231010437},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4076046347618103},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21224668622016907},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13912442326545715},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/coolchips.2012.6216589","is_oa":false,"landing_page_url":"https://doi.org/10.1109/coolchips.2012.6216589","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE COOL Chips XV","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7699999809265137}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1997812424","https://openalex.org/W2046968869","https://openalex.org/W2078389548","https://openalex.org/W2120230074","https://openalex.org/W2135109765","https://openalex.org/W2145815796","https://openalex.org/W2545077806","https://openalex.org/W2546340494","https://openalex.org/W3142147837","https://openalex.org/W6792903772"],"related_works":["https://openalex.org/W2036806516","https://openalex.org/W2065289416","https://openalex.org/W1967394420","https://openalex.org/W2565425548","https://openalex.org/W2392009442","https://openalex.org/W2100663632","https://openalex.org/W2087695844","https://openalex.org/W2017236304","https://openalex.org/W2154106283","https://openalex.org/W2912613323"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"describe":[4],"design":[5],"and":[6,17,45,86,88],"implementation":[7],"of":[8],"the":[9,29,77],"Dependable":[10],"Responsive":[11],"Multithreaded":[12],"Processor":[13],"(D-RMTP)":[14],"SoC":[15,22,51],"(System-on-a-Chip)":[16],"SiP":[18,68],"(System-in-a-Package).":[19],"The":[20,49,66],"D-RMTP":[21,50,67,78],"provides":[23],"almost":[24],"all":[25],"functions":[26],"required":[27],"for":[28,91],"humanoid":[30],"robots,":[31],"including":[32],"a":[33,37,55,61,71],"real-time":[34,38],"processing":[35],"unit,":[36],"inter-node":[39],"communication":[40],"link":[41],"with":[42,60],"error":[43],"correction,":[44],"various":[46],"I/O":[47],"peripherals.":[48],"is":[52],"implemented":[53,69],"in":[54,70],"10mm":[56,58],"\u00d7":[57,73],"chip":[59],"TSMC":[62],"130nm":[63],"process":[64],"technology.":[65],"30mm":[72,74],"board":[75],"integrates":[76],"SoC,":[79],"DDR-SDRAM,":[80],"flash":[81],"memory,":[82],"power":[83],"supply":[84],"circuit,":[85],"temperature":[87],"voltage":[89],"sensors":[90],"reliable":[92],"DVFS.":[93]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}