{"id":"https://openalex.org/W4285407106","doi":"https://doi.org/10.1109/comm54429.2022.9817258","title":"A New Integer Algorithm for a VLSI Implementation of DCT Using Obfuscation Technique","display_name":"A New Integer Algorithm for a VLSI Implementation of DCT Using Obfuscation Technique","publication_year":2022,"publication_date":"2022-06-16","ids":{"openalex":"https://openalex.org/W4285407106","doi":"https://doi.org/10.1109/comm54429.2022.9817258"},"language":"en","primary_location":{"id":"doi:10.1109/comm54429.2022.9817258","is_oa":false,"landing_page_url":"https://doi.org/10.1109/comm54429.2022.9817258","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 14th International Conference on Communications (COMM)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009246558","display_name":"Doru Florin Chiper","orcid":"https://orcid.org/0000-0002-3322-4663"},"institutions":[{"id":"https://openalex.org/I33800924","display_name":"Academy of Romanian Scientists","ror":"https://ror.org/04ybnj478","country_code":"RO","type":"facility","lineage":["https://openalex.org/I33800924"]},{"id":"https://openalex.org/I4210108695","display_name":"Gheorghe Asachi Technical University of Ia\u0219i","ror":"https://ror.org/014zxnz40","country_code":"RO","type":"education","lineage":["https://openalex.org/I4210108695"]}],"countries":["RO"],"is_corresponding":true,"raw_author_name":"Doru Florin Chiper","raw_affiliation_strings":["Gheorghe Asachi Technical University of Iasi,Department of Applied Electronics, Technical Sciences Academy of Romania. ASTR Academy of Romanian Scientists, AOSR,Iasi,Romania","Department of Applied Electronics, Technical Sciences Academy of Romania. ASTR Academy of Romanian Scientists, AOSR, Gheorghe Asachi Technical University of Iasi, Iasi, Romania"],"affiliations":[{"raw_affiliation_string":"Gheorghe Asachi Technical University of Iasi,Department of Applied Electronics, Technical Sciences Academy of Romania. ASTR Academy of Romanian Scientists, AOSR,Iasi,Romania","institution_ids":["https://openalex.org/I33800924","https://openalex.org/I4210108695"]},{"raw_affiliation_string":"Department of Applied Electronics, Technical Sciences Academy of Romania. ASTR Academy of Romanian Scientists, AOSR, Gheorghe Asachi Technical University of Iasi, Iasi, Romania","institution_ids":["https://openalex.org/I33800924","https://openalex.org/I4210108695"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031397628","display_name":"Arcadie Cracan","orcid":"https://orcid.org/0000-0003-2026-7186"},"institutions":[{"id":"https://openalex.org/I4210108695","display_name":"Gheorghe Asachi Technical University of Ia\u0219i","ror":"https://ror.org/014zxnz40","country_code":"RO","type":"education","lineage":["https://openalex.org/I4210108695"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Arcadie Cracan","raw_affiliation_strings":["Gheorghe Asachi Technical University of Iasi,Department of Fundamentals of Electronics,Iasi,Romania","Department of Fundamentals of Electronics, Gheorghe Asachi Technical University of Iasi, Iasi, Romania"],"affiliations":[{"raw_affiliation_string":"Gheorghe Asachi Technical University of Iasi,Department of Fundamentals of Electronics,Iasi,Romania","institution_ids":["https://openalex.org/I4210108695"]},{"raw_affiliation_string":"Department of Fundamentals of Electronics, Gheorghe Asachi Technical University of Iasi, Iasi, Romania","institution_ids":["https://openalex.org/I4210108695"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5009246558"],"corresponding_institution_ids":["https://openalex.org/I33800924","https://openalex.org/I4210108695"],"apc_list":null,"apc_paid":null,"fwci":0.1829,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.46765364,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"54","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.9189245104789734},{"id":"https://openalex.org/keywords/discrete-cosine-transform","display_name":"Discrete cosine transform","score":0.735214114189148},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7007319927215576},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5437506437301636},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5387158989906311},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5304089784622192},{"id":"https://openalex.org/keywords/integer","display_name":"Integer (computer science)","score":0.4928405284881592},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.473979651927948},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4673018455505371},{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.4352005124092102},{"id":"https://openalex.org/keywords/computational-complexity-theory","display_name":"Computational complexity theory","score":0.41516512632369995},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18481579422950745},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.11124813556671143},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.09993335604667664},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06755727529525757}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.9189245104789734},{"id":"https://openalex.org/C2221639","wikidata":"https://www.wikidata.org/wiki/Q2877","display_name":"Discrete cosine transform","level":3,"score":0.735214114189148},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7007319927215576},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5437506437301636},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5387158989906311},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5304089784622192},{"id":"https://openalex.org/C97137487","wikidata":"https://www.wikidata.org/wiki/Q729138","display_name":"Integer (computer science)","level":2,"score":0.4928405284881592},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.473979651927948},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4673018455505371},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.4352005124092102},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.41516512632369995},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18481579422950745},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.11124813556671143},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.09993335604667664},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06755727529525757},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/comm54429.2022.9817258","is_oa":false,"landing_page_url":"https://doi.org/10.1109/comm54429.2022.9817258","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 14th International Conference on Communications (COMM)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1536599844","https://openalex.org/W1971118267","https://openalex.org/W1985491999","https://openalex.org/W1987995081","https://openalex.org/W2014512781","https://openalex.org/W2017369466","https://openalex.org/W2095603848","https://openalex.org/W2115581005","https://openalex.org/W2119985463","https://openalex.org/W2136930455","https://openalex.org/W2592499194","https://openalex.org/W2744497744","https://openalex.org/W2967465352","https://openalex.org/W3182954980"],"related_works":["https://openalex.org/W2015155483","https://openalex.org/W2165313046","https://openalex.org/W2022568231","https://openalex.org/W2094130026","https://openalex.org/W2143176207","https://openalex.org/W2038682752","https://openalex.org/W2592499194","https://openalex.org/W1988237207","https://openalex.org/W2142131433","https://openalex.org/W2160876944"],"abstract_inverted_index":{"A":[0],"new":[1],"Very":[2],"Large-Scale":[3],"Integration":[4],"(VLSI)":[5],"algorithm":[6,38],"for":[7],"an":[8,16,43,61,74,78],"integer":[9,44],"based":[10,20],"discrete":[11],"cosine":[12],"transform":[13,34,45],"(IntDCT)":[14],"allowing":[15],"effective":[17,62],"VLSI":[18,63,67],"implementation":[19],"on":[21],"systolic":[22,56],"array":[23],"is":[24,69],"proposed.":[25],"While":[26],"maintaining":[27],"a":[28,49,52,102],"good":[29],"approximation":[30],"of":[31,42,77,97],"the":[32,36,40,84,98],"floating-point":[33],"coefficients,":[35],"proposed":[37],"has":[39],"advantages":[41],"which":[46],"also":[47],"allows":[48],"restructuring":[50],"into":[51],"regular":[53],"and":[54,87,95],"modular,":[55],"array-based":[57],"computation":[58,94],"structure":[59],"with":[60,101],"implementation.":[64],"The":[65],"resulting":[66],"architecture":[68],"flexible":[70],"enough":[71],"to":[72,92],"allow":[73],"efficient":[75],"incorporation":[76],"obfuscation":[79],"technique":[80,100],"that":[81],"considerably":[82],"improves":[83],"hardware":[85,104],"security":[86],"offers":[88],"high-speed":[89],"performances":[90],"due":[91],"concurrent":[93],"use":[96],"pipelining":[99],"low":[103],"complexity.":[105]},"counts_by_year":[{"year":2023,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}