{"id":"https://openalex.org/W4244227177","doi":"https://doi.org/10.1109/codes-isss.2013.6658999","title":"On the automatic generation of GPU-oriented software applications from RTL IPs","display_name":"On the automatic generation of GPU-oriented software applications from RTL IPs","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W4244227177","doi":"https://doi.org/10.1109/codes-isss.2013.6658999"},"language":"en","primary_location":{"id":"doi:10.1109/codes-isss.2013.6658999","is_oa":false,"landing_page_url":"https://doi.org/10.1109/codes-isss.2013.6658999","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088231786","display_name":"Nicola Bombieri","orcid":"https://orcid.org/0000-0003-3256-5885"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Nicola Bombieri","raw_affiliation_strings":["Dipartimento di Informatica, Universit\u00e0 di Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Informatica, Universit\u00e0 di Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040302302","display_name":"Franco Fummi","orcid":"https://orcid.org/0000-0002-4404-5791"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Franco Fummi","raw_affiliation_strings":["Dipartimento di Informatica, Universit\u00e0 di Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Informatica, Universit\u00e0 di Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070652829","display_name":"Sara Vinco","orcid":"https://orcid.org/0000-0001-9666-5194"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Sara Vinco","raw_affiliation_strings":["Dipartimento di Informatica, Universit\u00e0 di Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Informatica, Universit\u00e0 di Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5088231786"],"corresponding_institution_ids":["https://openalex.org/I119439378"],"apc_list":null,"apc_paid":null,"fwci":0.3152,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.66395858,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8596177101135254},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6542074680328369},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5284411907196045},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5038406252861023},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46243107318878174},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.4603135287761688},{"id":"https://openalex.org/keywords/cuda","display_name":"CUDA","score":0.4437357783317566},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.41172724962234497},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3605336844921112},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16331323981285095}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8596177101135254},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6542074680328369},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5284411907196045},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5038406252861023},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46243107318878174},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.4603135287761688},{"id":"https://openalex.org/C2778119891","wikidata":"https://www.wikidata.org/wiki/Q477690","display_name":"CUDA","level":2,"score":0.4437357783317566},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.41172724962234497},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3605336844921112},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16331323981285095}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/codes-isss.2013.6658999","is_oa":false,"landing_page_url":"https://doi.org/10.1109/codes-isss.2013.6658999","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8100000023841858,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1975338463","https://openalex.org/W1999090606","https://openalex.org/W2062716389","https://openalex.org/W2102591716","https://openalex.org/W2122740326","https://openalex.org/W2133250872","https://openalex.org/W2145224769","https://openalex.org/W2155203732","https://openalex.org/W2159481344","https://openalex.org/W2165039583","https://openalex.org/W3143946361","https://openalex.org/W3144573862","https://openalex.org/W3146952922","https://openalex.org/W4250981202","https://openalex.org/W6685120274"],"related_works":["https://openalex.org/W3062287","https://openalex.org/W2380390332","https://openalex.org/W2742145873","https://openalex.org/W2023572661","https://openalex.org/W4245975140","https://openalex.org/W2532592438","https://openalex.org/W1977763331","https://openalex.org/W2062253548","https://openalex.org/W3023876411","https://openalex.org/W123152114"],"abstract_inverted_index":{"Graphics":[0],"processing":[1,46],"units":[2],"(GPUs)":[3],"have":[4],"been":[5],"explored":[6],"as":[7,172,200],"a":[8,70,79,103,108,130,141,214],"new":[9],"computing":[10,94],"paradigm":[11],"for":[12,32,44,53,106,114,148,178],"accelerating":[13,33,107],"computation":[14],"intensive":[15],"applications.":[16],"In":[17,57],"particular,":[18],"the":[19,34,39,61,100,165,180,185,192,197,209],"combination":[20],"between":[21,93],"GPUs":[22,75,102,204],"and":[23,76,96,128,153,175],"CPU":[24,41,77],"has":[25],"proved":[26],"to":[27,122,143],"be":[28,120],"an":[29],"effective":[30],"solution":[31],"software":[35,112,146,182,201],"execution,":[36],"by":[37,60,150,195,208],"mixing":[38],"few":[40],"cores":[42,51],"optimized":[43],"serial":[45],"with":[47],"many":[48],"smaller":[49],"GPU":[50],"designed":[52],"massively":[54],"parallel":[55,181],"computations.":[56],"addition,":[58],"sustained":[59],"need":[62],"of":[63,111,125,168,184],"low":[64],"power":[65,97],"consumption":[66,98],"besides":[67],"high":[68],"performance,":[69],"recent":[71],"trend":[72],"is":[73],"combining":[74],"onto":[78],"single":[80],"die":[81],"(e.g.,":[82],"AMD":[83],"Fusion,":[84],"Intel":[85],"Sandy":[86],"Bridge,":[87],"NVIDIA":[88],"Tegra).":[89],"The":[90,160,187],"good":[91],"tradeoff":[92],"capability":[95],"makes":[99],"integrated":[101],"promising":[104],"alternative":[105],"wide":[109],"range":[110],"application":[113],"embedded":[115],"systems.":[116],"Nevertheless,":[117],"algorithms":[118],"must":[119],"redesigned":[121],"take":[123],"advantage":[124],"these":[126],"architectures":[127],"such":[129],"manual":[131],"parallelization":[132],"often":[133],"results":[134,189],"in":[135],"being":[136],"unsatisfactory.":[137],"This":[138],"paper":[139],"presents":[140],"methodology":[142,161],"automatically":[144],"generate":[145],"applications":[147,202],"GPUs,":[149],"reusing":[151],"existing":[152],"preverified":[154],"register-transfer":[155],"level":[156],"(RTL)":[157],"intellectual-properties":[158],"(IPs).":[159],"aims":[162],"at":[163],"exploiting":[164],"intrinsic":[166],"parallelism":[167],"RTL":[169,198,210],"IPs":[170],"(such":[171],"process":[173],"concurrency":[174],"pipeline":[176],"micro-architecture)":[177],"generating":[179],"implementation":[183],"functionality.":[186],"experimental":[188],"show":[190],"how":[191],"performance":[193],"obtained":[194],"running":[196],"functionality":[199],"on":[203],"outperform":[205],"those":[206],"provided":[207],"code":[211],"mapped":[212],"into":[213],"hardware":[215],"accelerator.":[216]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}