{"id":"https://openalex.org/W2169029159","doi":"https://doi.org/10.1109/cmpcon.1995.512394","title":"Microarchitecture of HaL's CPU","display_name":"Microarchitecture of HaL's CPU","publication_year":2002,"publication_date":"2002-11-19","ids":{"openalex":"https://openalex.org/W2169029159","doi":"https://doi.org/10.1109/cmpcon.1995.512394","mag":"2169029159"},"language":"en","primary_location":{"id":"doi:10.1109/cmpcon.1995.512394","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cmpcon.1995.512394","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Digest of Papers. COMPCON'95. Technologies for the Information Superhighway","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035895686","display_name":"N. Patkar","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"N. Patkar","raw_affiliation_strings":["HaL Computer Systems, Inc., Campbell, CA, USA"],"affiliations":[{"raw_affiliation_string":"HaL Computer Systems, Inc., Campbell, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076718790","display_name":"A. Katsuno","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Katsuno","raw_affiliation_strings":["HaL Computer Systems, Inc., Campbell, CA, USA"],"affiliations":[{"raw_affiliation_string":"HaL Computer Systems, Inc., Campbell, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057262181","display_name":"S. Li","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Li","raw_affiliation_strings":["HaL Computer Systems, Inc., Campbell, CA, USA"],"affiliations":[{"raw_affiliation_string":"HaL Computer Systems, Inc., Campbell, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101981161","display_name":"Takuro Maruyama","orcid":"https://orcid.org/0000-0002-6393-3989"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"T. Maruyama","raw_affiliation_strings":["HaL Computer Systems, Inc., Campbell, CA, USA"],"affiliations":[{"raw_affiliation_string":"HaL Computer Systems, Inc., Campbell, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090317286","display_name":"S. Savkar","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Savkar","raw_affiliation_strings":["HaL Computer Systems, Inc., Campbell, CA, USA"],"affiliations":[{"raw_affiliation_string":"HaL Computer Systems, Inc., Campbell, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019668246","display_name":"M. Simone","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Simone","raw_affiliation_strings":["HaL Computer Systems, Inc., Campbell, CA, USA"],"affiliations":[{"raw_affiliation_string":"HaL Computer Systems, Inc., Campbell, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040368290","display_name":"Guanhao Shen","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"G. Shen","raw_affiliation_strings":["HaL Computer Systems, Inc., Campbell, CA, USA"],"affiliations":[{"raw_affiliation_string":"HaL Computer Systems, Inc., Campbell, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071498099","display_name":"R. Swami","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Swami","raw_affiliation_strings":["HaL Computer Systems, Inc., Campbell, CA, USA"],"affiliations":[{"raw_affiliation_string":"HaL Computer Systems, Inc., Campbell, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113688288","display_name":"D. Tovey","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D. Tovey","raw_affiliation_strings":["HaL Computer Systems, Inc., Campbell, CA, USA"],"affiliations":[{"raw_affiliation_string":"HaL Computer Systems, Inc., Campbell, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5035895686"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8261,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.73891995,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"259","last_page":"266"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8314919471740723},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.724101185798645},{"id":"https://openalex.org/keywords/out-of-order-execution","display_name":"Out-of-order execution","score":0.7237116098403931},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.6781421303749084},{"id":"https://openalex.org/keywords/superscalar","display_name":"Superscalar","score":0.6159718632698059},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.6088627576828003},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.5741558074951172},{"id":"https://openalex.org/keywords/cpu-shielding","display_name":"CPU shielding","score":0.5534364581108093},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5216436982154846},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.5099691152572632},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.48752209544181824},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.47508588433265686},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.47141239047050476},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.45611971616744995},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4271796941757202},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3631244897842407},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.16049271821975708},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.11603802442550659}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8314919471740723},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.724101185798645},{"id":"https://openalex.org/C1793878","wikidata":"https://www.wikidata.org/wiki/Q1153762","display_name":"Out-of-order execution","level":2,"score":0.7237116098403931},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.6781421303749084},{"id":"https://openalex.org/C147101560","wikidata":"https://www.wikidata.org/wiki/Q1045706","display_name":"Superscalar","level":2,"score":0.6159718632698059},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.6088627576828003},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.5741558074951172},{"id":"https://openalex.org/C180613757","wikidata":"https://www.wikidata.org/wiki/Q5013757","display_name":"CPU shielding","level":3,"score":0.5534364581108093},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5216436982154846},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.5099691152572632},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.48752209544181824},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.47508588433265686},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.47141239047050476},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.45611971616744995},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4271796941757202},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3631244897842407},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.16049271821975708},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.11603802442550659},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cmpcon.1995.512394","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cmpcon.1995.512394","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Digest of Papers. COMPCON'95. Technologies for the Information Superhighway","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1485761350","https://openalex.org/W1609765068","https://openalex.org/W2013626943","https://openalex.org/W2124987807","https://openalex.org/W2130457231","https://openalex.org/W2159774811","https://openalex.org/W2168281491","https://openalex.org/W4253787973"],"related_works":["https://openalex.org/W2533681803","https://openalex.org/W2121109048","https://openalex.org/W2000547159","https://openalex.org/W2152596151","https://openalex.org/W37057355","https://openalex.org/W2184110560","https://openalex.org/W2169029159","https://openalex.org/W4389476319","https://openalex.org/W74994880","https://openalex.org/W1600607872"],"abstract_inverted_index":{"The":[0,17,41,47],"HaL":[1],"PM1":[2,42],"CPU":[3,43],"is":[4,56],"the":[5,9,63],"first":[6],"implementation":[7],"of":[8,29,53],"64-bit":[10],"SPARC":[11],"Version":[12],"9":[13],"instruction":[14,21],"set":[15],"architecture.":[16],"processor":[18,48],"utilizes":[19],"superscalar":[20],"issue,":[22],"register":[23],"renaming,":[24],"and":[25,35],"a":[26,50],"dataflow":[27],"model":[28],"execution.":[30],"Instructions":[31],"can":[32],"complete":[33],"out-of-order":[34],"are":[36],"later":[37],"committed":[38],"in":[39,59],"order.":[40],"maintains":[44],"precise":[45],"state.":[46],"has":[49],"higher":[51],"level":[52],"reliability":[54],"than":[55],"currently":[57],"available":[58],"desktop":[60],"computers":[61],"for":[62],"commercial":[64],"marketplace.":[65]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}