{"id":"https://openalex.org/W2588296861","doi":"https://doi.org/10.1109/cisp-bmei.2016.7852884","title":"A digital hardware platform for RF PA digital predistortion algorithms","display_name":"A digital hardware platform for RF PA digital predistortion algorithms","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2588296861","doi":"https://doi.org/10.1109/cisp-bmei.2016.7852884","mag":"2588296861"},"language":"en","primary_location":{"id":"doi:10.1109/cisp-bmei.2016.7852884","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cisp-bmei.2016.7852884","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 9th International Congress on Image and Signal Processing, BioMedical Engineering and Informatics (CISP-BMEI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027269592","display_name":"Congzheng Zhao","orcid":null},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Congzheng Zhao","raw_affiliation_strings":["School of Electronics and Information Engineering, Beihang University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Electronics and Information Engineering, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101043706","display_name":"Xianxun Yao","orcid":"https://orcid.org/0000-0002-9008-7626"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xianxun Yao","raw_affiliation_strings":["School of Electronics and Information Engineering, Beihang University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Electronics and Information Engineering, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5027269592"],"corresponding_institution_ids":["https://openalex.org/I82880672"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.16909252,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1133","last_page":"1137"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11248","display_name":"Advanced Power Amplifier Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11248","display_name":"Advanced Power Amplifier Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11873","display_name":"PAPR reduction in OFDM","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/predistortion","display_name":"Predistortion","score":0.8773003816604614},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7006059885025024},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5697544813156128},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.554309070110321},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.5387680530548096},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5301012992858887},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5234332084655762},{"id":"https://openalex.org/keywords/software-defined-radio","display_name":"Software-defined radio","score":0.507035493850708},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5043569803237915},{"id":"https://openalex.org/keywords/digital-delay-line","display_name":"Digital delay line","score":0.5034162402153015},{"id":"https://openalex.org/keywords/distortion","display_name":"Distortion (music)","score":0.4918825626373291},{"id":"https://openalex.org/keywords/nonlinear-distortion","display_name":"Nonlinear distortion","score":0.48134955763816833},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.454974889755249},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.42986616492271423},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.4026588797569275},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39637091755867004},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3456234335899353},{"id":"https://openalex.org/keywords/digital-signal","display_name":"Digital signal","score":0.25550544261932373},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18783056735992432},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15777498483657837}],"concepts":[{"id":"https://openalex.org/C2778587875","wikidata":"https://www.wikidata.org/wiki/Q7239686","display_name":"Predistortion","level":4,"score":0.8773003816604614},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7006059885025024},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5697544813156128},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.554309070110321},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.5387680530548096},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5301012992858887},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5234332084655762},{"id":"https://openalex.org/C171115542","wikidata":"https://www.wikidata.org/wiki/Q1331892","display_name":"Software-defined radio","level":2,"score":0.507035493850708},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5043569803237915},{"id":"https://openalex.org/C30847790","wikidata":"https://www.wikidata.org/wiki/Q4505961","display_name":"Digital delay line","level":4,"score":0.5034162402153015},{"id":"https://openalex.org/C126780896","wikidata":"https://www.wikidata.org/wiki/Q899871","display_name":"Distortion (music)","level":4,"score":0.4918825626373291},{"id":"https://openalex.org/C173413354","wikidata":"https://www.wikidata.org/wiki/Q7049470","display_name":"Nonlinear distortion","level":4,"score":0.48134955763816833},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.454974889755249},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.42986616492271423},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.4026588797569275},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39637091755867004},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3456234335899353},{"id":"https://openalex.org/C52773712","wikidata":"https://www.wikidata.org/wiki/Q175022","display_name":"Digital signal","level":3,"score":0.25550544261932373},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18783056735992432},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15777498483657837}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cisp-bmei.2016.7852884","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cisp-bmei.2016.7852884","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 9th International Congress on Image and Signal Processing, BioMedical Engineering and Informatics (CISP-BMEI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5299999713897705,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1573491979","https://openalex.org/W2487253806"],"related_works":["https://openalex.org/W1529036771","https://openalex.org/W2185189718","https://openalex.org/W2029233372","https://openalex.org/W1963750553","https://openalex.org/W2157760465","https://openalex.org/W2157189834","https://openalex.org/W2166174330","https://openalex.org/W2158010276","https://openalex.org/W2124515455","https://openalex.org/W2057061753"],"abstract_inverted_index":{"Digital":[0],"pre-distortion":[1,50,85,120],"technique":[2],"is":[3,20,55,106],"one":[4],"of":[5,25,34],"the":[6],"most":[7],"crucial":[8],"techniques":[9],"used":[10],"to":[11,22,44,109,116],"solve":[12],"frequency":[13,32,104,113],"distortion":[14],"in":[15,96,125],"wireless":[16],"communication":[17],"links,":[18],"which":[19],"due":[21],"nonlinear":[23],"behavior":[24],"devices":[26],"like":[27],"power":[28],"amplifier":[29],"and":[30,46,70,79,89],"limits":[31],"bandwidth":[33,105,114],"signal.":[35],"This":[36],"paper":[37],"introduces":[38],"a":[39,58],"multi-function":[40],"digital":[41,49,53,72,84,90],"platform":[42,54],"employed":[43],"verify":[45],"test":[47],"different":[48],"algorithms.":[51],"The":[52,118],"mainly":[56],"comprised":[57],"FPGA":[59],"chip":[60,67],"Xilinx":[61],"Zynq-7000":[62],"(XC7Z030),":[63],"an":[64],"integrated":[65],"transceiver":[66],"ADI":[68],"AD9361,":[69],"external":[71],"interfaces":[73],"such":[74],"as":[75],"HDMI,":[76],"Ethernet":[77],"network":[78],"fiber-optical.":[80],"Processes":[81],"needed":[82],"by":[83,100],"including":[86],"A/D,":[87],"D/A,":[88],"down":[91],"conversion":[92],"can":[93,122],"be":[94,123],"achieved":[95],"real":[97],"time":[98],"adjusted":[99],"software.":[101],"Its":[102],"working":[103],"from":[107],"70MHz":[108],"6GHz,":[110],"with":[111,127],"instant":[112],"up":[115],"56MHz.":[117],"final":[119],"results":[121],"exhibited":[124],"video":[126],"graphical":[128],"form.":[129]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}