{"id":"https://openalex.org/W2171093427","doi":"https://doi.org/10.1109/cicc.2008.4672060","title":"A FPGA vernier digital-to-time converter with 3.56ps resolution and −0.23∼+0.2LSB inaccuracy","display_name":"A FPGA vernier digital-to-time converter with 3.56ps resolution and −0.23∼+0.2LSB inaccuracy","publication_year":2008,"publication_date":"2008-09-01","ids":{"openalex":"https://openalex.org/W2171093427","doi":"https://doi.org/10.1109/cicc.2008.4672060","mag":"2171093427"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2008.4672060","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2008.4672060","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063954850","display_name":"Poki Chen","orcid":"https://orcid.org/0000-0003-0749-4181"},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Poki Chen","raw_affiliation_strings":["National Taiwan University of Science and Technology, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Taiwan University of Science and Technology, Taiwan","institution_ids":["https://openalex.org/I154864474"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058700269","display_name":"Juan-Shan Lai","orcid":null},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Juan-Shan Lai","raw_affiliation_strings":["National Taiwan University of Science and Technology, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Taiwan University of Science and Technology, Taiwan","institution_ids":["https://openalex.org/I154864474"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5104155245","display_name":"Po-Yu Chen","orcid":"https://orcid.org/0000-0002-8568-8988"},"institutions":[{"id":"https://openalex.org/I154864474","display_name":"National Taiwan University of Science and Technology","ror":"https://ror.org/00q09pe49","country_code":"TW","type":"education","lineage":["https://openalex.org/I154864474"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Po-Yu Chen","raw_affiliation_strings":["National Taiwan University of Science and Technology, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Taiwan University of Science and Technology, Taiwan","institution_ids":["https://openalex.org/I154864474"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I154864474"],"apc_list":null,"apc_paid":null,"fwci":1.4233,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.81386506,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"209","last_page":"212"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vernier-scale","display_name":"Vernier scale","score":0.9412200450897217},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6840888261795044},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.59932941198349},{"id":"https://openalex.org/keywords/resolution","display_name":"Resolution (logic)","score":0.5594667792320251},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.505831241607666},{"id":"https://openalex.org/keywords/computer-graphics","display_name":"Computer graphics (images)","score":0.3534768223762512},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2989746928215027},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.23012283444404602},{"id":"https://openalex.org/keywords/optics","display_name":"Optics","score":0.17720460891723633},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13887229561805725},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09015887975692749}],"concepts":[{"id":"https://openalex.org/C69710193","wikidata":"https://www.wikidata.org/wiki/Q14946576","display_name":"Vernier scale","level":2,"score":0.9412200450897217},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6840888261795044},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.59932941198349},{"id":"https://openalex.org/C138268822","wikidata":"https://www.wikidata.org/wiki/Q1051925","display_name":"Resolution (logic)","level":2,"score":0.5594667792320251},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.505831241607666},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.3534768223762512},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2989746928215027},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.23012283444404602},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.17720460891723633},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13887229561805725},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09015887975692749},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2008.4672060","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2008.4672060","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5299999713897705,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2030493901","https://openalex.org/W2033716133","https://openalex.org/W2105431618","https://openalex.org/W2117665111","https://openalex.org/W2128282260","https://openalex.org/W2136246827","https://openalex.org/W2143840301","https://openalex.org/W2145199955","https://openalex.org/W2148093371","https://openalex.org/W2169436946","https://openalex.org/W7014523335"],"related_works":["https://openalex.org/W3158414702","https://openalex.org/W4389545333","https://openalex.org/W2296652335","https://openalex.org/W2182982459","https://openalex.org/W2112856903","https://openalex.org/W2541226935","https://openalex.org/W2120912680","https://openalex.org/W1984418134","https://openalex.org/W3022509112","https://openalex.org/W2547517791"],"abstract_inverted_index":{"A":[0],"simple":[1],"but":[2],"powerful":[3],"digital-to-time":[4],"converter,":[5],"or":[6],"digital":[7],"pulse":[8],"generator,":[9],"realizable":[10],"with":[11,43,101],"FPGA":[12,48],"chips":[13],"is":[14,23,37,57,68,80],"proposed.":[15],"Based":[16],"on":[17],"vernier":[18],"principle,":[19],"the":[20,27,111],"effective":[21],"resolution":[22],"made":[24],"equivalent":[25],"to":[26,59,72],"period":[28],"difference":[29],"of":[30,110],"two":[31,87],"phase-locked":[32],"loop":[33],"(PLL)":[34],"outputs":[35],"and":[36,90,107],"achieved":[38],"as":[39,41],"fine":[40,84],"3.56ps":[42],"Altera":[44],"Stratix":[45],"II":[46],"GX":[47],"chips.":[49],"The":[50,63],"programmable":[51],"delay":[52],"range":[53],"wider":[54],"than":[55],"ever":[56],"verified":[58],"be":[60],"33.4":[61],"minutes.":[62],"measured":[64],"integral":[65],"nonlinearity":[66],"(INL)":[67],"between":[69],"\u2212":[70],"0.23LSB":[71],"0.2LSB":[73],"(\u22120.8ps\u223c0.7ps).":[74],"It":[75],"ensures":[76],"every":[77],"input":[78],"bit":[79],"valid":[81],"under":[82],"such":[83],"resolution.":[85],"Only":[86],"embedded":[88],"PLLs":[89],"some":[91],"standard":[92],"logic":[93],"cells":[94],"are":[95,114],"required":[96],"for":[97],"circuit":[98],"realization.":[99],"Compared":[100],"its":[102],"predecessors\u2019,":[103],"both":[104],"design":[105],"effort":[106],"chip":[108],"cost":[109],"proposed":[112],"converter":[113],"lowered":[115],"substantially.":[116]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}