{"id":"https://openalex.org/W1528914157","doi":"https://doi.org/10.1109/cicc.1999.777319","title":"Characterization and modeling of clock skew with process variations","display_name":"Characterization and modeling of clock skew with process variations","publication_year":2003,"publication_date":"2003-01-20","ids":{"openalex":"https://openalex.org/W1528914157","doi":"https://doi.org/10.1109/cicc.1999.777319","mag":"1528914157"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.1999.777319","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.1999.777319","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018095974","display_name":"Payman Zarkesh-Ha","orcid":"https://orcid.org/0000-0002-0571-9212"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Zarkesh-Ha","raw_affiliation_strings":["Microelectronics Research Center, Georgia Institute of Technology, Atlanta, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics Research Center, Georgia Institute of Technology, Atlanta, CA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050195897","display_name":"T. Mule","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Mule","raw_affiliation_strings":["Microelectronics Research Center, Georgia Institute of Technology, Atlanta, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics Research Center, Georgia Institute of Technology, Atlanta, CA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041468877","display_name":"J.D. Meindl","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.D. Meindl","raw_affiliation_strings":["Microelectronics Research Center, Georgia Institute of Technology, Atlanta, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics Research Center, Georgia Institute of Technology, Atlanta, CA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":15.9384,"has_fulltext":false,"cited_by_count":76,"citation_normalized_percentile":{"value":0.9952438,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"441","last_page":"444"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.824830949306488},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7824790477752686},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.681827962398529},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6705888509750366},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.5320799350738525},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5088058114051819},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.47490394115448},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.47414442896842957},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4637046456336975},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.45807644724845886},{"id":"https://openalex.org/keywords/characterization","display_name":"Characterization (materials science)","score":0.4310159981250763},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.41604599356651306},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.4138178825378418},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.41188639402389526},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3464486598968506},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21533381938934326},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2116568386554718},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19393408298492432},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.16580447554588318},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.15177088975906372},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07657966017723083}],"concepts":[{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.824830949306488},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7824790477752686},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.681827962398529},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6705888509750366},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.5320799350738525},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5088058114051819},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.47490394115448},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.47414442896842957},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4637046456336975},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.45807644724845886},{"id":"https://openalex.org/C2780841128","wikidata":"https://www.wikidata.org/wiki/Q5073781","display_name":"Characterization (materials science)","level":2,"score":0.4310159981250763},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.41604599356651306},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.4138178825378418},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.41188639402389526},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3464486598968506},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21533381938934326},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2116568386554718},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19393408298492432},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.16580447554588318},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.15177088975906372},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07657966017723083},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.1999.777319","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.1999.777319","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1502296014","https://openalex.org/W2097576824","https://openalex.org/W2108368155","https://openalex.org/W2115708507","https://openalex.org/W2116382776","https://openalex.org/W2128757286","https://openalex.org/W2135925565","https://openalex.org/W2150547314","https://openalex.org/W4239319182"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W1596690381","https://openalex.org/W2127892766","https://openalex.org/W2617666058","https://openalex.org/W4247089581","https://openalex.org/W2144282137","https://openalex.org/W1525888526","https://openalex.org/W2090213929"],"abstract_inverted_index":{"A":[0],"new":[1,32],"compact":[2],"model":[3,33],"for":[4,39,50],"on-chip":[5],"clock":[6,28,41,47],"skew":[7,29,42,48],"as":[8],"a":[9,35,51],"function":[10],"of":[11,27,46],"device,":[12],"interconnect,":[13],"and":[14],"system":[15],"parameter":[16],"variations":[17],"is":[18,60],"derived.":[19],"Unlike":[20],"previous":[21],"models":[22],"that":[23],"describe":[24],"qualitative":[25],"behavior":[26],"components,":[30],"the":[31],"provides":[34],"closed":[36],"form":[37],"expression":[38],"each":[40],"component.":[43],"An":[44],"example":[45],"components":[49],"typical":[52],"design":[53],"using":[54],"0.18":[55],"/spl":[56],"mu/m":[57],"CMOS":[58],"technology":[59],"investigated.":[61]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}