{"id":"https://openalex.org/W2580775607","doi":"https://doi.org/10.1109/ceec.2016.7835910","title":"FPGA optimization of convolution-based 2D filtering processor for image processing","display_name":"FPGA optimization of convolution-based 2D filtering processor for image processing","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2580775607","doi":"https://doi.org/10.1109/ceec.2016.7835910","mag":"2580775607"},"language":"en","primary_location":{"id":"doi:10.1109/ceec.2016.7835910","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ceec.2016.7835910","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 8th Computer Science and Electronic Engineering (CEEC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030070417","display_name":"Gian Domenico Licciardo","orcid":"https://orcid.org/0000-0002-1913-4928"},"institutions":[{"id":"https://openalex.org/I131729948","display_name":"University of Salerno","ror":"https://ror.org/0192m2k53","country_code":"IT","type":"education","lineage":["https://openalex.org/I131729948"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Gian Domenico Licciardo","raw_affiliation_strings":["Dept. of Industrial Engineering (D. I. In.), University of Salerno, Fisciano, SA, Italy"],"affiliations":[{"raw_affiliation_string":"Dept. of Industrial Engineering (D. I. In.), University of Salerno, Fisciano, SA, Italy","institution_ids":["https://openalex.org/I131729948"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004805770","display_name":"Carmine Cappetta","orcid":"https://orcid.org/0000-0001-5798-378X"},"institutions":[{"id":"https://openalex.org/I131729948","display_name":"University of Salerno","ror":"https://ror.org/0192m2k53","country_code":"IT","type":"education","lineage":["https://openalex.org/I131729948"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Carmine Cappetta","raw_affiliation_strings":["Dept. of Industrial Engineering (D. I. In.), University of Salerno, Fisciano, SA, Italy"],"affiliations":[{"raw_affiliation_string":"Dept. of Industrial Engineering (D. I. In.), University of Salerno, Fisciano, SA, Italy","institution_ids":["https://openalex.org/I131729948"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026535044","display_name":"Luigi Di Benedetto","orcid":"https://orcid.org/0000-0001-5588-0621"},"institutions":[{"id":"https://openalex.org/I131729948","display_name":"University of Salerno","ror":"https://ror.org/0192m2k53","country_code":"IT","type":"education","lineage":["https://openalex.org/I131729948"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luigi Di Benedetto","raw_affiliation_strings":["Dept. of Industrial Engineering (D. I. In.), University of Salerno, Fisciano, SA, Italy"],"affiliations":[{"raw_affiliation_string":"Dept. of Industrial Engineering (D. I. In.), University of Salerno, Fisciano, SA, Italy","institution_ids":["https://openalex.org/I131729948"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5030070417"],"corresponding_institution_ids":["https://openalex.org/I131729948"],"apc_list":null,"apc_paid":null,"fwci":1.002,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.84038465,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"180","last_page":"185"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11105","display_name":"Advanced Image Processing Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.768907904624939},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7411593198776245},{"id":"https://openalex.org/keywords/convolution","display_name":"Convolution (computer science)","score":0.6633403897285461},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5872809886932373},{"id":"https://openalex.org/keywords/raster-scan","display_name":"Raster scan","score":0.5522072315216064},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.5514435172080994},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.5332125425338745},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5060135722160339},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.4686813950538635},{"id":"https://openalex.org/keywords/raster-graphics","display_name":"Raster graphics","score":0.4531269073486328},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.4464086890220642},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.44597509503364563},{"id":"https://openalex.org/keywords/frame-rate","display_name":"Frame rate","score":0.4128061532974243},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37561699748039246},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3358975946903229},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2823813259601593},{"id":"https://openalex.org/keywords/computer-vision","display_name":"Computer vision","score":0.25737065076828003},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.23755621910095215},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2222713828086853}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.768907904624939},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7411593198776245},{"id":"https://openalex.org/C45347329","wikidata":"https://www.wikidata.org/wiki/Q5166604","display_name":"Convolution (computer science)","level":3,"score":0.6633403897285461},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5872809886932373},{"id":"https://openalex.org/C145406643","wikidata":"https://www.wikidata.org/wiki/Q2641959","display_name":"Raster scan","level":2,"score":0.5522072315216064},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5514435172080994},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.5332125425338745},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5060135722160339},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.4686813950538635},{"id":"https://openalex.org/C181844469","wikidata":"https://www.wikidata.org/wiki/Q182270","display_name":"Raster graphics","level":2,"score":0.4531269073486328},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.4464086890220642},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.44597509503364563},{"id":"https://openalex.org/C3261483","wikidata":"https://www.wikidata.org/wiki/Q119565","display_name":"Frame rate","level":2,"score":0.4128061532974243},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37561699748039246},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3358975946903229},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2823813259601593},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.25737065076828003},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.23755621910095215},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2222713828086853},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ceec.2016.7835910","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ceec.2016.7835910","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 8th Computer Science and Electronic Engineering (CEEC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1526446657","https://openalex.org/W1545085150","https://openalex.org/W1677409904","https://openalex.org/W1804970632","https://openalex.org/W1970416206","https://openalex.org/W1986910702","https://openalex.org/W1994441066","https://openalex.org/W2057913375","https://openalex.org/W2059625290","https://openalex.org/W2077045148","https://openalex.org/W2100684081","https://openalex.org/W2113050235","https://openalex.org/W2116110703","https://openalex.org/W2116216752","https://openalex.org/W2124386111","https://openalex.org/W2150782236","https://openalex.org/W2151103935","https://openalex.org/W2152724437","https://openalex.org/W2160204336","https://openalex.org/W2219260334","https://openalex.org/W2253977251","https://openalex.org/W2297935061","https://openalex.org/W2539563177","https://openalex.org/W3175367423","https://openalex.org/W4388288416","https://openalex.org/W6631245662","https://openalex.org/W6637400245"],"related_works":["https://openalex.org/W1984055937","https://openalex.org/W4385770201","https://openalex.org/W1974004953","https://openalex.org/W204409194","https://openalex.org/W2093392189","https://openalex.org/W2377833861","https://openalex.org/W2027078417","https://openalex.org/W1983764641","https://openalex.org/W2074191796","https://openalex.org/W1969563281"],"abstract_inverted_index":{"The":[0,19,91],"Bachet":[1],"weight":[2],"decomposition":[3],"method":[4],"is":[5],"used":[6],"to":[7,16,28],"design":[8,93],"a":[9,38,95,104],"new":[10],"2D":[11],"convolution-based":[12],"filter,":[13],"specifically":[14],"aimed":[15],"image":[17],"processing.":[18],"filter":[20],"substitutes":[21],"multipliers":[22],"with":[23,50],"simplified":[24],"floating":[25,33],"point":[26,34],"adders":[27],"emulate":[29],"standard":[30],"32":[31],"bit":[32],"multipliers,":[35],"by":[36,77],"using":[37],"set":[39],"of":[40,46,54,66,84,100],"pre-computed":[41],"coefficients.":[42],"A":[43],"careful":[44],"organization":[45],"the":[47,51,55,60,64,67,82],"memory,":[48],"together":[49],"optimized":[52],"distribution":[53],"related":[56],"hard":[57],"macros":[58],"in":[59,69],"FPGA":[61],"fabric,":[62],"allow":[63],"elaboration":[65],"data":[68],"raster":[70],"scan":[71],"order,":[72],"as":[73],"those":[74],"directly":[75],"provided":[76],"an":[78],"acquisition":[79],"source,":[80],"without":[81],"need":[83],"frame":[85],"buffers":[86],"or":[87],"additional":[88],"aligning":[89],"circuitry.":[90],"proposed":[92],"achieves":[94],"state-of-the-art":[96],"critical":[97],"path":[98],"delay":[99],"4.7":[101],"ns":[102],"on":[103],"Xilinx":[105],"Virtex":[106],"7":[107],"FPGA.":[108]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}